Yuanwei
Zhu
a,
Yongkang
Fan
a,
Shengtao
Li
*a,
Peng
Wei
a,
Dongfan
Li
a,
Bo
Liu
*b,
Dongmei
Cui
b,
Zhicheng
Zhang
c,
Guochang
Li
d,
Yongjie
Nie
e and
Guanghao
Lu
*a
aFrontier Institute of Science and Technology and State Key Laboratory of Electrical Insulation and Power Equipment, Xi'an Jiaotong University, Xi'an, 710054, China. E-mail: guanghao.lu@xjtu.edu.cn; sli@xjtu.edu.cn
bState Key Laboratory of Polymer Physics and Chemistry, Changchun Institute of Applied Chemistry, Chinese Academy of Science, Changchun, 130022, China. E-mail: liubo@ciac.ac.cn
cSchool of Science, Xi'an Jiaotong University, Xi'an, 710054, China
dQingdao University of Science and Technology, Qingdao, 266042, China
eElectric Power Research Institute, Yunnan Power Grid Co., Ltd, Kunming, 650217, China
First published on 17th April 2020
Electrets, referring to an insulating dielectric material carrying quasi-permanent neat charges, are attracting interest for their potential wide applications in electronic devices, filtration fabrics and biological/medical sterilization. Here we report a high-performance, optical transparent and solution-processible polymer electret, atactic poly(4-fluorostyrene) (FPS), synthesized by radical polymerization. The deep bulk traps of FPS could stably accommodate charges, and the hydrophobicity of this material prevents moisture invasion in ambient environments, both of which contribute to the high environmental-stability. Subsequently, the solution processed FPS film with a high sheet charge density of 6.8 × 1012 cm−2, high dielectric strength, good thermal stability and decreased leakage current is introduced as a gate dielectric for organic field effect transistors (OFETs) and non-volatile memories. Using FPS-coated SiO2 as the gate dielectric and 2,7-didodecyl[1]benzothieno[3,2-b][1]benzothiophene (C12-BTBT) as the semiconductor, OFETs can work with a high mobility of 11.2 cm2 V−1 s−1 and on/off ratio of 107, along with a large memory window of 108 V, and enhanced memory stability over one month during direct exposure to ambient air. Finally, we use a conjugated polymer blended with FPS to show the general improvement of OFET performance by our FPS electret.
New conceptsA polymer electret carrying neat charges serves as a floating gate can manipulate organic field effect transistors (OFETs) performance, which enables improved application potential for OFET-based non-volatile memories, sensors, and integrated circuits. However, such charges are usually not stably trapped in an electret, threatening the long-term operation of the electronic device. Herein, we introduce a new soluble polymer, atactic poly(4-fluorostyrene) (FPS). The electron and hole trap densities of FPS are increased by 29.6% and 9.6%, respectively, along with an increased trap energy over 0.1 eV, as compared to the model dielectric polystyrene. As a result, the charge storage capability reaching 6.8 × 1012 cm−2, and charge storage stability over one month in ambient air, of FPS, are superior to state-of-the-art polymer electrets. With our FPS gate dielectric, general improvements in operation performance and memory stability of OFETs are achieved with both small molecule and polymer semiconductors, showing the wide-potential of FPS. |
In non-volatile memories containing an electret, a sufficiently large shift of transfer characteristic manipulated by the gate voltage is required.21–23 As OFET memory has drawn significant attention recently, optimization investigations of dielectric layers have been carried out, which particularly focus on the design and synthesis of dielectric polymers to improve charge storage properties.24–28 For example, functional groups were grafted onto polystyrene (PS) to achieve higher charge storage/trapping capability,2,3 and the charge density of an electret was enhanced to 5.7 × 1012 cm−2 for poly(α-methylstyrene) (PαMS).29 Another strategy to enhance charge storage capability is the design of fluorinated polymers; due to the strong electronegativity of F atoms.22,30–37 Poly(pentafluorostyrene) (PFS),38 poly[bis-(4-aminophenyl)fluorene-hexafluoroiso propylidene diphthalimide] (PI(BAPF-6FDA)),39 and poly(3-trifluoromethylstyrene) (P3TFMS)40 were proposed to fabricate OFETs, and for instance, the trapped charge density was enlarged to 5.3 × 1012 cm−2 with an enhanced memory window of 77 V in a PI(BAPF-6FDA)/pentacene structure.39 Some of the representative electret polymers and their OFET performances are summarized in Table S1 in the ESI.† It is demonstrated that for these previously reported dielectric electrets, the field effect mobility and on/off ratio of the OFET are not improved with the increased memory window. For instance, the mobility of a PαMS/pentacene OFET is 0.35 cm2 V−1 s−1 with an on/off ratio of 105.3 Other reported device characteristics are still not satisfactory, which greatly limits the further development and practical operation of OFET memories. Therefore, improving OFET performance along with enhanced memory characteristics becomes a challenging issue.
For non-volatile characteristics of electret OFETs, the long-term stability of the charged electret is the key factor. However, according to Table S2 (ESI†), the intensity of most electrets generated in the dielectric polymers of OFETs, quickly decays within minutes to hours.41–44 Also, more than 70% of the reported data were obtained in a laboratory nitrogen environment without moisture,23,45,46 which can hardly be representative of ambient conditions.24 For example, the mobility of a pentacene OFET could experience an obvious loss from 0.62 cm2 V−1 s−1 to 0.12 cm2 V−1 s−1 in ambient conditions.26 Therefore, stability, memory window, and OFET performance need to be simultaneously achieved, as shown by our in-depth understanding of the contributions of gate dielectrics in transistors and memories.
In this work, a new polymeric material, poly(4-fluorostyrene) (FPS) is synthesized and applied as the gate dielectric in OFETs. Differential scanning calorimetry (DSC), thermogravimetric analysis (TGA), UV-visible absorption, water contact angle, permittivity, dielectric loss and dielectric breakdown of FPS are systematically investigated. FPS is compared with the widely-used model dielectric material, polystyrene. Two organic semiconductors, 2,7-didodecyl[1]benzothieno[3,2-b][1]benzothiophene (C12-BTBT) and poly[4-(4,4-dihexadecyl-4H-cyclopenta[1,2-b:5,4-b′]dithophen-2-yl)-alt-[1,2,5]-thiadiazolo [3,4-c]pyridine] (PCDTPT), are applied to form a C12-BTBT/FPS bilayer and PCDTPT/PS blend, respectively, to demonstrate the general application potential of FPS for high performance OFETs with long-term memory stability.
Accurate characterization of the charge storage capability of a gate dielectric is important in manipulating OFET performance. However, current methods are either qualitative or based on the equation16,21,48
The ISPD applies a high voltage needle and a grid electrode to emit charges (positive or negative) on to the upper surface of a dielectric film,49–51 as shown in Fig. 2a. The applied voltage is sufficiently high (which is at the kV level) so that multiple charges can deposit from the film surface, and migrate into the bulk of the sample, filling surface and bulk traps. For clarity, in Fig. 2a we demonstrate the strong electric field surrounding the FPS electret. The FPS electret (in the rectangle area highlighted with a blue boarder) held by tweezers is moved towards the paper pieces and the paper pieces are incrementally attracted by the electret (left photo). Afterwards, the FPS electret is moved upwards, carrying the paper pieces with it as a result of electrostatic interaction (right photo). These trapped charges generate a built-in electric field which establishes a surface potential that can be measured by a non-contact potential probe. After the charge injection, the back surface of the dielectric film is grounded, and thus the trapped charges can slowly detrap, leading to a decreased surface potential. Therefore, the whole detrapping process can be described by analyzing the obtained surface potential decay. Afterwards the trap density and trap energy (also known as trap depth, in eV) are thus obtained by further data processing.50 We apply both positive and negative charging processes in analyzing the charge storage capability of both PS and FPS dielectric polymers (Fig. 2b).
In Fig. 2b, the initial hole potential of FPS is larger than that of PS, reaching 3500 V, which indicates more hole traps per unit volume. For electrons, FPS also shows a higher initial surface potential. It is noticed that the decay rates of holes for PS and FPS are similar, which means the hole trap energies of the two materials are almost the same. However, for electrons, PS experiences a rapid decay, reaching 0 V at 28800 s, while that of FPS rarely changes during the testing process. Thus, electrons are more firmly trapped in FPS, owning to the increased trap energy.
In order to quantitatively analyze the charge storage capability of PS and FPS, an improved Simmon's theory is utilized to analyze the charge trap information from the isothermal current decay of semiconductors and insulators.52 The charge trap density and trap energy can be expressed as,49,53
ET = kBTln(νATEt) |
Based on these equations, the distributions of trap energy and trap density in PS and FPS are obtained, as demonstrated in Fig. 2c. The peak of hole trap energy of PS is around 0.98 eV, while that of FPS is 1.00 eV. Therefore in FPS, the injected positive charges are more firmly trapped. Generally in dielectric materials, deep traps with trap energy around 0.8–1.0 eV commonly exist,54–57 which are considered to dominate the electrical insulating performance and charge storage capability of the material.57,58 A 0.02 eV increase is sufficiently large to create a dramatically prolonged storage time of trapped charges (retention time in OFET),57 leading to the improved stability of the electret in OFETs. More obviously, the trap energy of the electron is tremendously increased from 0.96 eV in PS to 1.06 eV in FPS. This increase is considered to be generated by the grafted F atom, which results in the generation of deeper electron traps as the F atom has a higher electronegativity than a H atom. Actually, only one peak of 0.96 eV is identified for PS, thus the deeper traps of 1.06 eV are generated by the F atom.
In terms of trap density, the integral area of each curve in Fig. 2c represents the total trap amount. It is observed that the trap density of PS is much lower than that of FPS. In other words, the fluorinated polymer introduces more traps,59,60 for both electrons and holes. In detail, the hole trap amount is increased by 9.6%, from 1.23 × 1015 m−3 in PS to 1.35 × 1015 m−3 in FPS; while electron trap density is increased by 29.6% from 1.35 × 1015 m−3 in PS to 1.75 × 1015 m−3 in FPS. Thus, the fluorinated polymer introduces more electron traps than hole traps.
In recent years, the relation between deep traps and dielectric breakdown performance was discovered.57,61 Deeper traps can suppress charge acceleration under extreme high voltage conditions, resulting in improved breakdown strength.55Fig. 2d shows the DC breakdown results of PS and FPS, and the results are demonstrated with Weibull distributions,62 in which E is the breakdown strength, and F is the Ross distribution function of the possibility for breakdown. The results demonstrate that the average DC breakdown strength of FPS reaches 443 kV mm−1, showing an improvement over 23% as compared with PS. A nano composite insulating material was recently proposed to improve dielectric breakdown strength,63,64 in which inorganic nano fillers such as SiO2 and TiO2 are added into an organic insulating matrix such as polyethylene, polypropylene or epoxy resin.59,65,66 The dielectric breakdown performance could be enhanced by 15% by adding such nanofillers, but many more domain interfaces are formed which reduce mechanical strength and electrical stability. This work provides an approach with enhanced dielectric breakdown performance in a large range without additional domain interfaces.
Dielectric permittivity is another key factor in evaluating charge storage capability. In this work, the relative permittivity of PS and FPS is systematically compared over large temperature and frequency ranges (Fig. 2e and f). It is observed that the permittivity of PS stays at 2.5 in the temperature range −100 °C to 120 °C. At 140–160 °C, its permittivity increases dramatically to 3.6 in low frequencies below 10 Hz and remains at the value of 2.5 at higher frequencies. This increase is due to the increased low frequency dispersion.67 For FPS, its permittivity is 2.8 at temperatures below 80 °C. Thus, FPS can accept more charges to form a stronger electret. It should also be noticed that the permittivity of FPS reaches 7.4 at higher temperatures above the glass transition temperature, which might be useful to increase electret intensity by injecting charges at higher temperatures and cooling down to room temperature for application.
The dielectric relaxation of PS and FPS is investigated by dielectric loss tanδ spectra, as demonstrated in Fig. 3. The activation energy of relaxation α is calculated by applying the Vogel–Fulcher–Tammann (VFT) method, and the activation energy of relaxation β and γ is calculated by applying the Arrhenius equation, as summarized in Table S5 (ESI†). For relaxation at high temperatures in PS (Fig. 3a) and FPS (Fig. 3b), the parallel curves at low frequencies with a slope ≈1 indicate an electrical conduction process. A clear relaxation peak α is observed at frequencies of 101–105 Hz, with activation energies of 1.40 eV for FPS and 1.79 eV for PS. As it only exists above the glass transition temperature (110 °C for PS and 118.0 °C for FPS), relaxation α is ascribed to the orientation polarization of the backbone. The relatively smaller activation energy of FPS is probably due to the different conformation of FPS chains from that of PS. This relaxation does not directly contribute to charge storage, as charge traps are not mainly generated by backbone characteristics. For relaxation β at medium temperatures, for PS (Fig. 3c) and FPS (Fig. 3d), as PS and FPS are pure without additives and impurities (which can be confirmed by 1H NMR spectra), the possibility of interfacial polarization is excluded. Thus, relaxation β is generated by side chain orientation. With the grafted F in FPS, the electrophilicity is enhanced which causes extra dielectric loss relating to side chain orientation. Relaxation β contributes to charge storage characteristics and higher activation energy of FPS, indicating stronger charge trapping properties. Relaxation γ at low temperatures in Fig. 3f only exist in FPS with an activation energy of 0.41 eV. Such relaxation at higher frequencies and low temperatures is usually generated by dipolar relaxation. From the point of view of molecular structure, it could be expected that dipolar relaxation of FPS is stronger than that of PS, forming an observable peak in the dielectric loss spectrum. However, dipolar polarization can hardly contribute to charge storage characteristics. A summary table of the dielectric relaxations and their mechanism is listed as Table S5 in the ESI.†
Therefore, as compared with PS, FPS has a larger relative permittivity, higher breakdown strength, along with deeper traps with increased activation energy. These characteristics contribute to higher charge storage capability, which generates stronger electrets with long-term stability that is helpful in manipulating OFET performance.
In order to investigate the dielectric dominated electrical performance of OFETs and verify the application potential of FPS as a gate dielectric, C12-BTBT is applied as the p-channel organic semiconductor, with PS and FPS separately serving as the gate dielectrics to form a semiconductor/insulator vertical bi-layer structure. A top-contact/bottom-gate structure on a highly n-doped Si wafer (with 300 nm thermally grown SiO2) is utilized. The transfer and output performances of C12-BTBT/PS OFET are shown as Fig. 4a and b, respectively, in which the line with red-squares in Fig. 4a indicates the performance of as-prepared OFET without gate stress. The on-current of the C12-BTBT/PS transistor reaches 6.39 × 10−4 A in a saturation regime (Vd = −60 V), and the on/off ratio is 2 × 106, with a threshold voltage of −26 V. By applying the equation,
Fig. 4 OFET performance of C12-BTBT/PS and C12-BTBT/FPS. (a) Transfer characteristics of C12-BTBT/PS OFET with ±100 V and without pretreatment by gate stress. (b) Output characteristics of the as-prepared C12-BTBT/PS OFET. (c) Transfer characteristics of C12-BTBT/FPS OFET with ±100 V and without pre-treatment by ±100 V gate stresses. (d) Output characteristics of the as-prepared C12-BTBT/FPS OFET. (e) Charge storage density and retention time of polymeric gate dielectrics applied in OFETs. The reference numbers are provided in Table S2 (ESI†). (f) Statistics of the threshold voltage Vth, and shift of the threshold voltage ΔVth for C12-BTBT/PS, and C12-BTBT/FPS transistors. The data are obtained from 10 devices, and presented with mean values and standard deviation. |
For OFET with an FPS gate dielectric, the transfer and output characteristics are shown in Fig. 4c and d, respectively. The on-current reaches 9.13 × 10−4 A, which shows a slight increase compared to the C12-BTBT/PS device. The on/off ratio is 9 × 106, and the threshold voltage is −14 V. The maximum field-effect mobility reaches 11.2 cm2 s−1 V−1, while the average mobility is 10.3 cm2 s−1 V−1. A comparison of the device performance between FPS and PS based OFETs is shown in Table S3 (ESI†). From the statistical data, we conclude that the as prepared C12-BTBT/FPS OFET shows better device performance compared to the C12-BTBT/PS device, as a larger on current is achieved towards 10−3 A, and the threshold voltage is decreased by nearly 50% with a 3.5 times increased on/off ratio.
These results are contributed to by the modification of the semiconductor/insulator interface by the introduction of the fluorine atoms in dielectrics, as a gate dielectric with strong polarity leads to decreased threshold voltage and operation voltage. However, dielectrics with high permittivity could induce broadened energetic disorder of localized states in semiconductors near the interface, leading to decreased field effect mobility of the transistor.68 As a result, average mobility of FPS based OFET is 10.3 cm2 s−1 V−1, which is slightly smaller than that of the PS based OFET (11.9 cm2 s−1 V−1).
The OFET performance can be manipulated by gate bias-stress, and this method is widely applied in non-volatile memories as the programming and erasing processes.42,69 In order to analyze the charge storage capability dominated memory characteristics of OFET devices and reveal the related mechanism, in this work, ±100 V gate stresses are applied to both C12-BTBT/PS and C12-BTBT/FPS OFETs, and the results are shown in Fig. 4a and c, respectively.
In Fig. 4a, the transfer curve shifts towards the direction of positive Vg when stressed at +100 V gate bias, and the sub-threshold swing is improved with an increased on-current of 9.44 × 10−4 A, while the threshold voltage is shifted to −3 V. When a −100 V gate bias is stressed, the transfer curve shifts towards negative Vg, and the threshold voltage is −36 V. Consequently, the memory window referring to the ΔVth of the C12-BTBT/PS device is 33 V. For the C12-BTBT/FPS OFET in Fig. 4c, the threshold voltage can shift across Vg = 0 V to realize a positive value, as a result of the strong electronegativity generated by the introduced F atom, which leads to the accumulation of more electrons in the dielectric. These results are in accordance with the reported results of fluorinated polymers such as P3TFMS,40 and P4VP(2-hydroxyanthracene),22 as positive threshold voltage of ∼15 V and ∼75 V are realized correspondingly after positive gate stresses. Interestingly, for C12-BTBT/PS, the shift of transfer curve towards negative Vg also becomes more dramatic when a −100 V gate bias is stressed as compared with C12-BTBT/PS, and the threshold voltage reaches −69 V, forming ΔVth = 108 V. It should be noted that the negative shift (67 V) is comparatively larger than the positive shift (35 V). However, this phenomenon does not violate the conclusion that FPS introduces more electron traps obtained in Fig. 2c, as the p-channel C12-BTBT suppresses electron migration and injection into the polymeric gate dielectric. Compared to ΔVth = 33 V of the C12-BTBT/PS device, this data shows a 2.27 times increase, and is larger than those reported in recent work (Fig. S3 and Table S2, ESI†). The statistical results in Fig. 4f show that the average ΔVth of the FPS based OFET is 94.3 V, while that of PS is 33.8 V. Thus, the memory window of OFET is greatly optimized by the FPS dielectric polymer.
In fact, the shifting range of threshold voltage depends on the intensity of the dielectric electret, thus the memory window is dominated by trap density of the dielectric. Moreover, considering that the memory window depends on the thickness of SiO2 which may vary between investigations, charge storage density (Δn) of the polymeric dielectric is compared, as shown in Fig. 4e. Δn of FPS reaches 6.8 × 1012 cm−2, showing obvious improvement against other polymers. Compared to OFETs with a PS gate dielectric, the enlarged trap density in FPS (as demonstrated in Fig. 2c) generates a stronger electric field in the vicinity of the semiconductor layer, which triggers a tremendous shift of the transfer curve under gate biases, resulting in ΔVth = 108 V for the C12-BTBT/FPS device. In addition, we have investigated FPS with two molecular weights, Mw = 1300 kDa (PDI = 1.3) and Mw = 1600 kDa (PDI = 1.25), and no apparent difference is found between them in terms of electret performance. Upon comparing FPS of different molecular weights with PS, all of which have high molecular weights over 1000 K, we could carefully conclude that the charge trapping is not due to end chain groups. Rather, the charge trapping is mainly contributed to by the F substituted benzene ring.
Long-term memory stability is another key factor that defines whether an OFET realizes application potential, as volatile characteristics lead to data loss. Advances in the operational stability of OFETs against gate stresses are commonly reported by applying fluorinated polymers.30,31,33,70 However, excellent gate electret stability for long-term operation is difficult to realize.24 In this work, memory stability is investigated with gate stresses of Vg = ±100 V on both C12-BTBT/PS and C12-BTBT/FPS OFETs. The devices were kept in ambient conditions with relative humidity of 45%. The retention characteristics of C12-BTBT/PS and C12-BTBT/FPS OFETs are investigated with a time interval of up to 104 s for testing Id after programming and erasing, the results are demonstrated in Fig. 5a. For the C12-BTBT/PS device, both the programmed and erased states experience half an order decrease at the end of 104 s. Comparatively for C12-BTBT/FPS devices, both the programmed and erased states are stable during the 104 s duration with an on/off ratio ∼107. Id of both programmed and erased states becomes even more stable at the end of 104 s, indicating balanced electret charges after unstable charges are depleted. Thus, we could expect a longer retention time for C12-BTBT/FPS OFETs. Considering the limited access of the testing equipment, further long-term memory stability of up to one month is characterized in Fig. 5b and c. Fig. 5b shows the memory stability of C12-BTBT/PS devices. It is noticed that the transfer curve is shifted towards positive Vg, and the threshold voltage reaches −2 V. For as long as one month, the shifted Vg is retained and demonstrates a well-defined overlap of transfer curves at each testing duration, which indicates excellent memory stability under positive bias stresses. However, the differences in transfer characteristics between the as-prepared and positive stressed OFETs are quite small, and no obvious discrimination can be drawn in terms of threshold voltage. Besides, further investigation indicates that this positive memory stability might not be contributed by the gate dielectric PS, as the oxidation of semiconducting C12-BTBT also shifts the transfer curve towards Vg = 0 V.71
For situations of negative gate stresses, the results become non ideal as an obvious retreat towards the as-prepared characteristics is observed continuously over one month. Even though the shift of threshold voltage is sufficiently large after −100 V stress, the unstable long-term response would greatly restrict its application potential for OFET memories.
In Fig. 5c, a much more stable response to both positive and negative gate stresses is realized by replacing PS with FPS as the gate dielectric. It is noticed that the transfer curve shifts to positive Vg with a threshold voltage of ∼40 V. This shift becomes solid over one month, which shows only slight recovery within 7 V. Thus, the programming characteristic of a memory device is enhanced compared to the C12-BTBT/PS device, as a larger discrimination against the origin state along with higher stability is achieved. When −100 V is stressed on the C12-BTBT/FPS transistor, its transfer curve shifts towards negative Vg, forming a memory window larger than 100 V. The memory stability under −100 V is greatly enhanced compared to C12-BTBT/PS devices, and no obvious recovery is observed during one month in ambient conditions.
The memory stability of OFETs is dominated by the lasting duration of the electret, which is controlled by the trap energy of a dielectric film.46,72–74 The newly generated deeper traps in FPS increase the average trap energies of both electrons and holes (Fig. 2c), leading to an enlarged activation energy to avoid charge detrapping. As a result, the retention time of the trapped charges is greatly increased, which finally leads to the enhanced bias-stress stability of FPS transistors (Fig. 5c).
It must be noted that the memory stability is synergistically influenced by many factors. Hydrophobicity is another important factor, and is increasingly important for OFETs in ambient conditions.14,26 The water contact angle results in Fig. 1b demonstrate that the hydrophobic surface of FPS can prevent water from invading, leading to decreased leakage current, which consequently increases the OFET memory stability against moisture in ambient conditions.
Repeat stability is another important parameter that defines whether a memory device maintains its initial programming signal. In this work, the repeat stability of C12-BTBT/PS and C12-BTBT/FPS transistors is compared over 100 cycles of gate voltage scanning, as shown in Fig. 5d and e. It is noticed that both of the devices retain good stability. The C12-BTBT/FPS device shows minor degradation, indicating both the “programming” and “erasing” processes are maintained against operational gate voltage.
However, the semiconductors C12-BTBT and PCDTPT investigated in this work are p-channel semiconductors, and electron migration is significantly suppressed. We found that the electron current is orders of magnitude smaller than the hole current, which results in smaller electron charge injection and trapping. After repeated charge injection and depletion, the bias stress leads to poorer electron injection. This scenario leads to poor cyclic repeatability.
In order to verify the universality of FPS for high performance transistors and memories, the conjugated polymer PCDTPT is selected as the semiconductor to form solution blends with PS and FPS separately. The OFETs of PCDTPT/PS (PS 95 wt%) and PCDTPT/FPS (FPS 95 wt%) are fabricated by one-step spin coating. It should be noted that 5:95 is the optimized blending ratio after investigating four ratios: pure PCDTPT, 50:50, 20:80 and 5:95. The OFET performance is demonstrated in Fig. S4 in the ESI,† showing the largest field-effect mobility and on/off ratio of 5:95. During device fabrication, vertical phase separation between PCDTPT and PS (or FPS) occurred and PCDTPT is partly enriched at the top part of the blend, while in another part of the film the trace PCDTPT molecules within the insulator matrix could facilitate the charge trapping (Fig. S5, S6, and Table S4, ESI†). It is noticed that the field effect mobility, on/off ratio and threshold voltage of the two devices (PCDTPT/PS and PCDTPT/FPS) are nearly the same. However, the memory window of PCDTPT/FPS device is 82 V, much larger than 35 V of the PCDTPT/PS device. These results are in accordance with the devices of C12-BTBT/PS and C12-BTBT/FPS in Fig. 4, as the FPS gate dielectric leads to an enlarged memory window.
The memory stabilities of PCDTPT/PS and PCDTPT/FPS devices in ambient conditions are shown in Fig. S7 (ESI†). After treatment with positive and negative bias stresses, PCDTPT/PS OFETs experience an obvious shift towards positive Vth over one month. In accordance with C12-BTBT/FPS devices, the transfer characteristics of PCDTPT/FPS after stressing ±100 V gate biases are maintained within one month, forming a memory window of 76 V. Thus, the universality of FPS for high performance transistors and memories is verified with semiconducting systems of both small molecules and polymers.
PS (Mw = 2000 kDa, PDI = 1.3) was purchased from Sigma-Aldrich; PCDTPT was purchased from 1-Material; both PS and PCDTPT were applied without further treatment. C12-BTBT was laboratory synthesized, and the 1H spectrum of C12-BTBT is shown in Fig. S9 (ESI†).
The solubility of FPS is similar to that of polystyrene, which can be dissolved in o-dichlorobenzene, THF, chloroform, dichloromethane etc. In this work, o-dichlorobenzene is selected as the solvent to ensure good solubility, crystallization, and vertical phase separation of semi-crystalline PCDTPT.
Bottom-gate/top-contact OFETs were fabricated on n-type-doped Si/SiO2 (300 nm) substrates. The substrate was cleaned ultrasonically with distilled water, acetone, and isopropanol, respectively, and then dried with nitrogen before device fabrication. For OFETs with C12-BTBT as the charge transfer layer, PS or FPS were dissolved in o-dichlorobenzene to achieve a concentration of 5 mg mL−1, and then spin coated at 3000 rpm onto the Si/SiO2 substrate. The PS or FPS film was then annealed at 130 °C for 30 min, and cooled down to room temperature.21,75 A 50 nm C12-BTBT film was deposited onto PS or FPS via thermal evaporation under a vacuum atmosphere (<10−4 Pa) at 0.1 Å s−1, measured by a quartz crystal microbalance. For OFETs with PCDTPT serving as the channel layer, blends of PCDTPT/PS and PCDTPT/FPS at a weight ratio of 5:95 were dissolved into o-dichlorobenzene at 5 mg mL−1. The blended solution was spin-coated onto the Si/SiO2 substrate at 3000 rpm, and then annealed at an optimized temperature of 180 °C for 30 min (experimental results shown in Fig. S10 in the ESI†) to reach a stable morphology and dissipate the residual solvent and other volatile species. All the spin-coating and annealing processes were conducted in a nitrogen glove box. After forming the dielectric and semiconductor layers, gold source and grain electrodes with a thickness of 50 nm were thermally evaporated through shadow masks at 0.5 Å s−1. The identical channel length is 300 μm and the channel width is 3 mm.
Footnote |
† Electronic supplementary information (ESI) available. See DOI: 10.1039/d0mh00203h |
This journal is © The Royal Society of Chemistry 2020 |