Jump to main content
Jump to site search

Issue 17, 2015
Previous Article Next Article

Scaling of graphene integrated circuits

Author affiliations


The influence of transistor size reduction (scaling) on the speed of realistic multi-stage integrated circuits (ICs) represents the main performance metric of a given transistor technology. Despite extensive interest in graphene electronics, scaling efforts have so far focused on individual transistors rather than multi-stage ICs. Here we study the scaling of graphene ICs based on transistors from 3.3 to 0.5 μm gate lengths and with different channel widths, access lengths, and lead thicknesses. The shortest gate delay of 31 ps per stage was obtained in sub-micron graphene ROs oscillating at 4.3 GHz, which is the highest oscillation frequency obtained in any strictly low-dimensional material to date. We also derived the fundamental Johnson limit, showing that scaled graphene ICs could be used at high frequencies in applications with small voltage swing.

Graphical abstract: Scaling of graphene integrated circuits

Back to tab navigation

Supplementary files

Publication details

The article was received on 16 Feb 2015, accepted on 27 Mar 2015 and first published on 15 Apr 2015

Article type: Paper
DOI: 10.1039/C5NR01126D
Author version
Download author version (PDF)
Citation: Nanoscale, 2015,7, 8076-8083
  •   Request permissions

    Scaling of graphene integrated circuits

    M. Bianchi, E. Guerriero, M. Fiocco, R. Alberti, L. Polloni, A. Behnam, E. A. Carrion, E. Pop and R. Sordan, Nanoscale, 2015, 7, 8076
    DOI: 10.1039/C5NR01126D

Search articles by author