

## PAPER

[View Article Online](#)  
[View Journal](#) | [View Issue](#)
Cite this: *Nanoscale*, 2023, **15**, 7311

# Strain-induced ordered Ge(Si) hut wires on patterned Si (001) substrates

 Ming Ming,<sup>a,b,c</sup> Fei Gao,<sup>a,g</sup> Jian-Huan Wang,<sup>a,c,e</sup> Jie-Yin Zhang,<sup>a,c,e</sup> Ting Wang,<sup>a,c,d</sup> Yuan Yao,<sup>a</sup> Hao Hu<sup>c,f</sup> and Jian-Jun Zhang<sup>\*a,b,c,d</sup>

 Received 23rd September 2022,  
 Accepted 15th February 2023

DOI: 10.1039/d2nr05238e

[rsc.li/nanoscale](https://rsc.li/nanoscale)

Ge/Si nanowires are predicted to be a promising platform for spin and even topological qubits. While for large-scale integration of these devices, nanowires with fully controlled positions and arrangements are a prerequisite. Here, we have reported ordered Ge hut wires by multilayer heteroepitaxy on patterned Si (001) substrates. Self-assembled GeSi hut wire arrays are orderly grown inside patterned trenches with post growth surface flatness. Such embedded GeSi wires induce tensile strain on the Si surface, which results in preferential nucleation of Ge nanostructures. Ordered Ge nano-dashes, disconnected wires and continuous wires are obtained correspondingly by tuning the growth conditions. These site-controlled Ge nanowires on a flattened surface lead to the ease of fabrication and large-scale integration of nano-wire quantum devices.

## Introduction

Semiconductor quantum dots (QDs)<sup>1</sup> as a solid-state approach towards universal quantum computers<sup>2</sup> have attracted widespread attention. Early studies of quantum information such as spin state measurement<sup>3</sup> and coherent manipulation of qubits in neighbouring QDs<sup>4</sup> were mainly implemented on GaAs heterostructures. However, hyperfine interactions between electrons and nuclear spins in group III–V materials severely deteriorate their spin coherence.<sup>5</sup> Group IV semiconductors naturally contain a high-level of zero nuclear spin isotopes and can be further isotopically purified to suppress nuclear spins.<sup>6</sup> Silicon electron spin qubits can therefore bring a remarkable improvement in coherence time<sup>7,8</sup> and operation fidelities.<sup>9</sup> In recent years, germanium nanowires (NWs) have become a promising candidate for obtaining spin based<sup>10</sup> or even topological<sup>11,12</sup> quantum information due to their high mobility,<sup>13</sup> strong and tunable spin–orbit interaction (SOI),<sup>14–16</sup> capability of isotopic purification and CMOS compatibility. Thanks to these properties, ultrafast electrical manipulation of hole spin qubits with the Rabi frequency

exceeding 540 MHz<sup>17</sup> and hard superconducting gaps up to magnetic fields of 250 mT<sup>18</sup> have been demonstrated in Ge NWs.

The scalability of the NW-based quantum devices, however, is still a major challenge. It is a prerequisite to obtain NWs with controlled positions and geometries for NW-based device applications. Conventional vapor–liquid–solid (VLS) methods are able to form uniform NWs and NW-networks.<sup>19,20</sup> However, these NWs typically grow out of the substrate plane and require to be transferred to a second substrate for device fabrication, which is an obstacle for scalability. The incorporation of a metal catalyst in VLS growth is another challenge for quantum devices, as it leads to decreased carrier mobility, parasitic channels and charge noises.<sup>21,22</sup> The direct growth of in-plane Ge NWs and NW-networks has been demonstrated *via* selective area growth<sup>23</sup> recently, but the crystalline imperfections such as dislocations and stacking faults still remain unsolved. By combining top-down fabrication and bottom-up self-assembly methods, site-controlled Ge hut wires (HWs) with perfect crystal quality have been previously demonstrated along the edges of pre-patterned trenches.<sup>16</sup> But these trenches generally create certain challenges for subsequent device fabrication. Tremendous efforts have been made to grow wires inside the shallow trenches; however, only GeSi HWs with low Ge concentrations were obtained.<sup>24</sup>

Strain-driven formation of nanoscale islands on lattice-mismatched layers in hetero-epitaxy offers an effective way to obtain coherent islands<sup>25–29</sup> and nanowires.<sup>30</sup> Liu *et al.* found that<sup>27</sup> the strain field induced by embedded strained islands in multilayer heteroepitaxial films leads to the formation of island columns with common size; their 2D model can be

<sup>a</sup>Beijing National Laboratory for Condensed Matter Physics and Institute of Physics, Chinese Academy of Sciences, Beijing 100190, China. E-mail: [jjzhang@iphy.ac.cn](mailto:jjzhang@iphy.ac.cn)

<sup>b</sup>College of Materials Science and Opto-electronic Technology, University of Chinese Academy of Sciences, Beijing 100049, China

<sup>c</sup>Hefei National Laboratory, Hefei 230088, China

<sup>d</sup>Songshan Lake Materials Laboratory, Dongguan 523808, China

<sup>e</sup>Beijing Academy of Quantum Information Sciences, Beijing, 100193, China

<sup>f</sup>Frontier Institute of Science and Technology, Xi'an Jiaotong University, Xi'an 710054, China

<sup>g</sup>Qilu Institute of Technology, Jinan 250200, China

generally applied for the formation of multi-layer nanowires; however, due to the large lattice mismatch between Si and Ge, it is kinetically difficult to form long Ge wires.<sup>31,32</sup> Here, we demonstrate uniform Ge HW arrays on a flattened surface by multi-layer growth of strained Ge(Si) layers separated with Si spacer layers on top of site-controlled GeSi HWs. We first fabricate shallow trenches to obtain GeSi HWs with fully controlled positions followed by a surface flattening process *via* Si spacer layer growth under optimized growth conditions. The embedded GeSi HWs generate medium tensile strain on the surface of the Si spacer layers which results in the vertical stacking growth of ordered (Ge)Si HWs. Furthermore, by tuning the growth conditions, other ordered nanostructures such as nano-islands and dumbbells can also be obtained.

## Experimental

### Growth of Ge HWs

The trenches along the  $\langle 100 \rangle$  direction are defined by 100 kV electron beam lithography and transferred to a 4-inch Si (001) wafer with an etching depth in the range of 6 to 9 nm, a width of  $\sim 60$  nm and a length of  $\sim 2$   $\mu\text{m}$  using reaction ion etching. The patterned wafer is diced into  $1 \times 1$   $\text{cm}^2$  die to fit the sample adaptor for epitaxial growth. Before loading into the molecular beam epitaxy (MBE) chamber, samples are cleaned by the RCA cleaning process and subsequently dipped into diluted hydrofluoric acid to remove the native oxide while obtaining a hydrogen passivated Si surface. After the dehydrogenation and degassing procedure at 720  $^\circ\text{C}$  in the MBE chamber, a 60 nm thick Si buffer layer is then deposited at a growth rate of  $1 \text{ \AA s}^{-1}$ . Subsequently, three-layer growth of GeSi HWs is performed. The first layer of GeSi HWs (1<sup>st</sup> HWs) is obtained by depositing a 6 nm  $\text{Ge}_{0.33}\text{Si}_{0.67}$  alloy (Si:  $0.22 \text{ \AA s}^{-1}$ , Ge:  $0.11 \text{ \AA s}^{-1}$ ) at 450  $^\circ\text{C}$  followed by a one hour *in situ* annealing process at 530  $^\circ\text{C}$ . A Si capping layer (spacer layer) with a thickness of 21 nm is then deposited with the first 7 nm being grown at 350  $^\circ\text{C}$  and the remaining 14 nm at 530  $^\circ\text{C}$ . The lower growth temperature of 350  $^\circ\text{C}$  is to minimize the Si–Ge intermixing, while the higher temperature growth is performed to flatten the surface.<sup>30</sup> The second layer of GeSi HWs (2<sup>nd</sup> HWs) is achieved by depositing a 1.8 nm  $\text{Ge}_{0.41}\text{Si}_{0.59}$  alloy (Si  $0.13 \text{ \AA s}^{-1}$ , Ge  $0.09 \text{ \AA s}^{-1}$ ) upon the spacer surface followed by 1 hour *in situ* annealing. An additional 14 nm thick Si spacer layer (2<sup>nd</sup> spacer) is deposited with the first 7 nm being grown at 350  $^\circ\text{C}$  and the remaining 7 nm at 530  $^\circ\text{C}$ . Finally, a 6  $\text{\AA}$  thick Ge layer is deposited at an appropriate temperature to form different Ge nanostructures, followed by 3 nm thick Si deposition at 330  $^\circ\text{C}$  to protect the Ge HWs from oxidation.

### Characterization

The surface morphologies were characterized *via* an *ex situ* Bruker multimode 8-HR atomic force microscopy (AFM) system in tapping mode. High angle annular dark field scanning transmission electron microscopy (HAADF-STEM) was performed using JEM-ARM200F instrument, and the STEM


sample was fabricated using a Helions NanoLab 600i focus ion beam system.

## Results and discussion


### Growth and characterization of Ge HWs

Fig. 1 displays the schematic of Ge HW growth. Ordered GeSi HWs are obtained inside the trenches along the  $\langle 100 \rangle$  direction. Furthermore, these HWs are capped by a Si spacer layer for surface flattening. Such embedded GeSi HWs provide accumulated strain fields on the surface of the Si spacer layer which results in vertical stacking. Ordered Ge HWs on a flattened surface are obtained after three-layer growth of Ge(Si).

Fig. 2 shows the growth process of Ge HWs. Fig. 2a is the AFM image showing the 1<sup>st</sup> HWs obtained after the deposition of a 6 nm thick  $\text{Ge}_{0.33}\text{Si}_{0.67}$  alloy with subsequent 1 h *in situ* annealing. These 1<sup>st</sup> HWs are located inside the pre-patterned trenches. They are bound by  $\{105\}$  facets with approximately 9 nm in height and 2  $\mu\text{m}$  in length. At both sides of the wires, there are still two shallow trenches existing with a depth of  $\sim 5$  nm, as observed from the AFM line-scan across the HWs (black line in Fig. 2f). The surface is flattened after the 21 nm thick Si spacer layer growth. The AFM image in Fig. 2b shows the 2<sup>nd</sup> HWs after 1.8 nm  $\text{Ge}_{0.41}\text{Si}_{0.59}$  deposition with subsequent 1 h *in situ* annealing. They exhibit an identical wire length of 2  $\mu\text{m}$  and a wire height of  $\sim 8$  nm. Shallow trenches appear at both sides of the 2<sup>nd</sup> HWs with a depth of  $\sim 2$  nm, as shown in the blue line of Fig. 2f. The appearance of these shallow trenches is attributed to the diffusion of Si from highly strained regions (edges of the HWs<sup>33</sup>) into the HWs, which is well known in the case of large Ge islands obtained at a high growth temperature.<sup>34,35</sup> Outside these trenches, we observe satellite-islands with a height of  $\sim 6$  nm. These satellite-islands intend to evolve into satellite wires at a higher annealing temperature (not discussed in this work). The growth of the satellite islands can be attributed to the spread



**Fig. 1** Schematic of the growth of the site-controlled Ge HWs on Si (001). (a) Periodic trenches fabricated by the top-down process along the  $\langle 100 \rangle$  direction. (b) 1<sup>st</sup> HWs obtained inside the trenches. Strain-induced (c) 2<sup>nd</sup> GeSi and (d) Ge HWs on the top of embedded HWs. Si spacer layers are shown semi-transparent.



**Fig. 2** Strain-induced site-controlled Ge HWs on a Si (001) substrate. (a–c) AFM images of: (a) 1<sup>st</sup> HWs within the trenches, strain-induced (b) 2<sup>nd</sup> GeSi and (c) Ge HWs on the top of embedded HWs. (d) Cross-sectional HAADF-STEM image of the vertical stacking growth of HWs and (e) atomic resolution HAADF-STEM image of the Ge HWs. (f) AFM line scans along the width of HWs show the morphological evolution during the three-layer growth; the thicknesses of the spacer and wetting layers are subtracted from the line scan tracers.

tensile strain over the surface of the Si space layer induced by the embedded HWs, where islands tend to nucleate next to the trench due to the attractive force from trench–island interactions.<sup>36</sup>

The 2<sup>nd</sup> spacer layer of 14 nm caps the 2<sup>nd</sup> HWs with an almost flattened surface. After subsequent deposition of the 6 Å Ge layer at 610 °C, the Ge HWs with a height of ~7 nm are obtained, as shown in Fig. 2c. They have a sidewall angle of 11.3° (red line in Fig. 2f) corresponding to the {105} facets, as further confirmed by the HAADF-STEM image in Fig. 2d. The strain-induced trenches and satellite-islands are also observed at both sides of the Ge HWs. It needs to be mentioned that although a pure Ge layer is deposited, the Ge HWs actually consist of GeSi alloys due to the Si–Ge intermixing.<sup>15</sup> The vertical alignment of the Ge(Si) HWs is characterized by the HAADF-STEM image in Fig. 2d. These HWs show a decreased lateral size with an elevated Ge content. We also see the truncated top of the 1<sup>st</sup> and 2<sup>nd</sup> layers of HWs, which are attributed to the Si–Ge intermixing during the spacer layer growth. Sharp interfaces between the HWs and the spacer layers are observed with no dislocations found in the cross-sectional area (Fig. 2d and e), indicating a high-quality crystal growth of

Ge(Si) HWs. The morphological evolution of the three-layer growth is summarized with a line-scan as shown in Fig. 2f.

The overall site-controlled growth of the three-layer HWs is summarized as below. For the 1<sup>st</sup> layer HWs: the growth of HWs inside the shallow trenches with sidewall angles less than 10° (Fig. 2d and f) is driven by both the elastic relaxation and the exposed-surface minimization.<sup>37</sup> For the upper layer HWs: the nucleation and growth of Ge(Si) nanostructures in the tensile strain regions induced by the embedded HWs is energetically favourable,<sup>26,27</sup> in addition, the atomic diffusion of Ge contents over the Si spacer surface is also enhanced due to the tensile strain<sup>31,32</sup> induced by the embedded HWs, which leads to the lateral growth of long Ge(Si) HWs.

### Ordered Ge nanostructures


To achieve precise control of ordered Ge HWs or other nanostructures, it is necessary to study how these growth parameters such as growth temperature, *in situ* annealing and spacer thickness may affect the formation of Ge nanostructures.

Firstly, all parameters of the sample in Fig. 2c are kept constant except lowering the Ge growth temperature from 610 °C



to 590 °C and 570 °C, respectively. The corresponding AFM images are shown in Fig. 3a and b. At a growth temperature of 590 °C, we observe disconnected HWs with a height of ~6 nm and a length ranging from hundreds of nanometres to micrometres (Fig. 3a). They are all oriented along the  $\langle 100 \rangle$  direction, identical to the pre-patterned trenches. At the growth temperature of 570 °C, ~5 nm high nano-dashes with a length of tens or hundreds of nanometres are obtained. Furthermore, by performing 15 min *in situ* annealing at 570 °C after the Ge layer growth, these nano-dashes merge together into complete wires, as shown in Fig. 3d. They exhibit enlarged sizes with a height of ~11 nm, which indicates a stronger Si-Ge intermixing and a lower Ge content. Dumbbells or matchsticks<sup>30</sup> with islands positioned at the HW ends are also observed after the annealing. This is attributed to the induced tensile strain maxima on top of the HW endpoints by the embedded HWs, which is in line with the calculations in the following section.

The influence of the spacer thickness on the formation of Ge nanostructures has also been studied. After the deposition of the Ge layer under identical conditions as indicated in Fig. 3a, we increased the 2<sup>nd</sup> spacer layer thickness to 21 nm. Ordered 1D chains of Ge islands are obtained, as shown in Fig. 3c. These Ge chains consist of ~10 nm high hut islands and dome islands with a diameter of ~110 nm and a height of ~15 nm. By changing the growth temperature, chains of uniform dome islands can also be obtained. These results can be explained on the basis of the reduced tensile strain from the increased spacer thickness, which will also be discussed in details in the following section.



**Fig. 3** AFM images of the Ge nanostructure on the top of embedded HWs. (a) Disconnected wires and (b) nano-dashes are obtained under the same growth conditions as Fig. 2(c) except that the temperature was lowered to 590 °C and 570 °C, respectively. (c) Dot chains are obtained under the same growth conditions as in (a) except that the 2<sup>nd</sup> spacer thickness was increased to 21 nm. (d) The same growth parameters as (b) but follows a 15 min *in situ* annealing at 570 °C after the Ge layer growth. Scale bar: 1 μm.

## Strain field calculations


In this section, the surface strain distributions induced by the embedded HWs are calculated. As introduced in ref. 30, the HWs can be treated as a collection of individual ultra-thin cuboids with volume  $V = l \times w \times h$  (where  $l$ ,  $w$  and  $h$  are the length, width and thickness of the cuboids, respectively) along the growth direction. For each cuboid at a spacer thickness  $d$ , the exact formula for the trace of the strain tensor on the spacer surface  $(x, y, 0)$  is given by:<sup>38</sup>

$$\varepsilon = \frac{\varepsilon_0(1+\nu)(1-2\nu)}{\pi(1-\nu)} \times \sum_{i,j,k=2}^2 (-1)^{i+j+k} \tan^{-1} \frac{x_i y_j}{z_k \sqrt{x_i^2 + y_j^2 + z_k^2}}$$

where  $x_i = x \pm l/2$ ,  $y_j = y \pm w/2$ ,  $z_1 = d$  and  $z_2 = d - h$ .  $\nu = 0.218$  is the Poisson's ratio of the spacer material,  $\varepsilon_0 = (a_{\text{GeSi}} - a_{\text{Si}})/a_{\text{Si}}$  is the lattice misfit ratio. For GeSi/Si,  $a_{\text{Si}} = 5.431 \text{ \AA}$ ,  $a_{\text{Ge}_{0.33}\text{Si}_{0.67}} = 5.5 \text{ \AA}$ , and  $a_{\text{Ge}_{0.41}\text{Si}_{0.59}} = 5.517 \text{ \AA}$ .<sup>39</sup>

The surface strain field induced by both the 1<sup>st</sup> and 2<sup>nd</sup> layers of HWs on the 2<sup>nd</sup> spacer surface is shown in Fig. 4a. The 1<sup>st</sup> layer HWs have a Ge content of 0.33 with  $w_1 = 90 \text{ nm}$  (9 nm in height),  $l_1 = 2000 \text{ nm}$  and  $d_1 = 35 \text{ nm}$ . The 2<sup>nd</sup> layer HWs exhibit an increased Ge content of 0.41 with  $w_2 = 80 \text{ nm}$  (8 nm in height),  $l_2 = 2000 \text{ nm}$  and  $d_2 = 14 \text{ nm}$ . The HW dimensions are extracted from the sample in Fig. 2f. The embedded HWs generate tensile strain on the surface of the Si spacer layer right above the HWs, with existing compressive strain located surrounding the tensile strain area, as is further shown by the line-scan of the surface strain along the width and length directions passing through (0,0,0) orientations (red lines in Fig. 4c and d), respectively. It should be noted that tensile strain regions are energetically favorable for the nucleation and growth of Ge(Si) nano islands. Under certain growth conditions, these Ge(Si) nano islands can also merge into wires in intact form, as schematically illustrated in Fig. 4b. In addition, surface strain calculations are also performed at different Si spacer thicknesses. At an increased spacer thickness of  $d_2 = 21 \text{ nm}$  and  $d_1 = 42 \text{ nm}$ , the tensile strain drops dramatically and distributes more widely along the width direction (black lines in Fig. 4c and d). Ge on such a low tensile strained Si spacer layer has a large diffusion barrier, which leads to the formation of islands.

It is interesting to note that most of our results on HW formation (non-uniform distribution of the strain field and modification of the spacer thickness to the surface strain) are perfectly in line with previous works<sup>25–27,40–43</sup> that focus on the growth of islands. Their model and analysis can be applied to multilayer nanowire formation universally. However, for Ge growth on a Si layer, the large lattice mismatch leads to a large diffusion barrier,<sup>31,32</sup> making it difficult to form long Ge wires. In our approach, we first grow GeSi, which can easily form wires due to the medium lattice mismatch strain; the tensile strain in the Si spacer layer induced by the embedded GeSi wires favours the Ge diffusion and leads to long wire for-



**Fig. 4** (a) Surface strain profile induced by two embedded HWs, with the 1<sup>st</sup> HWs  $w_1 = 90$  nm (9 nm in height),  $l_1 = 2000$  nm and  $d_1 = 35$  nm and the 2<sup>nd</sup> HWs  $w_2 = 80$  nm (8 nm in height),  $l_2 = 2000$  nm and  $d_2 = 14$  nm. (b) Schematic illustration of the morphological evolution of Ge HWs. (c and d) Line scans of the surface strain profile along (c) the width and (d) the length directions passing through (0,0,0).

mation. The growth of the 1<sup>st</sup> and 2<sup>nd</sup> layers of GeSi HWs serves as somehow a “physical catalyst”, by lowering the kinetic barrier for the growth of the desired long Ge HWs.

Finally, it should be noted that the growth of self-organized strain induced HWs is a complex process that involves a number of conditions such as the growth temperature, the deposition rate, and the growth thickness. In our model, we focus on the growth regime where the chemical potential is mainly determined by the surface strain field. Once at a high growth temperature, the surface islands nucleate and grow continuously, leading to the formation of multifaceted domes with steeper facets. The surface energy<sup>44</sup> and island–island repulsion<sup>36</sup> would have a more pronounced influence on the nanostructure growth. A more advanced model (*e.g.*, an extension of the approach proposed in ref. 44) would clearly be required for these growth regimes to complete the entire mechanism of lateral nanostructure growth by tackling subtle issues such as determining the critical spacer layer thickness of whether small islands transform into intact wires or domes. In addition, the Si–Ge intermixing<sup>45</sup> during the

growth would also need to be considered more carefully. However, some qualitative conclusion can be reached at the current stage. At a lower growth temperature (Fig. 3b), the diffusion length of surface atoms is reduced, therefore, an insufficient amount of Ge atoms is accumulated in the preferential growth regions, leading to the formation of only small islands or nano-dashes. Due to the island–island repulsion<sup>36</sup> force and insufficient diffusion, these small islands or nano-dashes cannot merge into short wires but remain separated as island/dash arrays. But these closely spaced islands or dashes will merge together into disconnected wires (Fig. 3a) and eventually form intact wires only at an increasing growth temperature (Fig. 2c) or optimized *in situ* annealing (Fig. 3d).

## Conclusions

In summary, we developed a catalyst-free method to grow ordered Ge HWs on the Si (001) surface. The influences of

growth temperature, annealing and spacer layer thickness on nanostructure formation are investigated through both experiments and surface strain calculations. Ordered Ge dashes, disconnected wires or dot chains can also be obtained by simply tuning the growth parameters. The pre-patterned trenches are flattened during the growth, which avoids negative impacts towards the subsequent device fabrications. In addition, special geometries such as square-shaped, T-shaped or cross-shaped HWs can also be realized by coalescence of perpendicular close spaced HWs. Monolithic growth of these HWs and HW networks will provide an alternative approach for investigating integrated spin qubits and Majorana fermions.

## Author contributions

Ming Ming: data curation (lead), formal analysis (lead), investigation (lead), methodology (equal), and writing – original draft (lead). Fei Gao: data curation (lead), investigation (lead), and methodology (equal). Jian-Huan Wang: formal analysis (equal), investigation (equal) and methodology (equal). Jie-Yin Zhang: investigation (equal). Ting Wang: methodology (equal), resources (equal), supervision (equal) and writing – review and editing (equal). Yuan Yao: data curation (equal). Hao Hu: methodology (equal), supervision (equal) and writing – review and editing (equal). Jian-Jun Zhang: formal analysis (lead), funding acquisition (lead), project administration (lead), resources (lead), supervision (lead) and writing – review and editing (lead).

## Conflicts of interest

There are no conflicts to declare.

## Acknowledgements

This work was supported by the NSFC (No. 92165207), the National Science Fund for Distinguished Young Scholars (No. 62225407), the Innovation Program for Quantum Science and Technology (No. 2021ZD0302300), the Strategic Priority Research Program of CAS (Grant No. XDB30000000). We thank Yi-Xin Chu for assistance of MBE sample growth.

## References

- 1 D. Loss and D. P. DiVincenzo, *Phys. Rev. A*, 1998, **57**, 120–126.
- 2 D. Deutsch and R. Penrose, *Proc. R. Soc. London, Ser. A*, 1985, **400**, 97–117.
- 3 J. M. Elzerman, R. Hanson, J. S. Greidanus, L. H. Willems van Beveren, S. De Franceschi, L. M. K. Vandersypen, S. Tarucha and L. P. Kouwenhoven, *Phys. Rev. B: Condens. Matter Mater. Phys.*, 2003, **67**, 161308.
- 4 J. R. Petta, A. C. Johnson, J. M. Taylor, E. A. Laird, A. Yacoby, M. D. Lukin, C. M. Marcus, M. P. Hanson and A. C. Gossard, *Science*, 2005, **309**, 2180–2184.
- 5 R. Hanson, L. P. Kouwenhoven, J. R. Petta, S. Tarucha and L. M. K. Vandersypen, *Rev. Mod. Phys.*, 2007, **79**, 1217–1265.
- 6 D. V. Bulaev and D. Loss, *Phys. Rev. Lett.*, 2005, **95**, 076805.
- 7 J. T. Muhonen, J. P. Dehollain, A. Laucht, F. E. Hudson, R. Kalra, T. Sekiguchi, K. M. Itoh, D. N. Jamieson, J. C. McCallum, A. S. Dzurak and A. Morello, *Nat. Nanotechnol.*, 2014, **9**, 986–991.
- 8 M. Veldhorst, C. H. Yang, J. C. C. Hwang, W. Huang, J. P. Dehollain, J. T. Muhonen, S. Simmons, A. Laucht, F. E. Hudson, K. M. Itoh, A. Morello and A. S. Dzurak, *Nature*, 2015, **526**, 410–414.
- 9 X. Xue, B. Patra, J. P. G. van Dijk, N. Samkharadze, S. Subramanian, A. Corna, B. Paquelet Wuetz, C. Jeon, F. Sheikh, E. Juarez-Hernandez, B. P. Esparza, H. Rampurawala, B. Carlton, S. Ravikumar, C. Nieva, S. Kim, H. J. Lee, A. Sammak, G. Scappucci, M. Veldhorst, F. Sebastiano, M. Babaie, S. Pellerano, E. Charbon and L. M. K. Vandersypen, *Nature*, 2021, **593**, 205–210.
- 10 H. Watzinger, J. Kukučka, L. Vukušić, F. Gao, T. Wang, F. Schäffler, J. J. Zhang and G. Katsaros, *Nat. Commun.*, 2018, **9**, 3902.
- 11 F. Maier, J. Klinovaja and D. Loss, *Phys. Rev. B: Condens. Matter Mater. Phys.*, 2014, **90**, 195421.
- 12 M. Thakurathi, P. Simon, I. Mandal, J. Klinovaja and D. Loss, *Phys. Rev. B*, 2018, **97**, 045415.
- 13 S. Conesa-Boj, A. Li, S. Koelling, M. Brauns, J. Ridderbos, T. T. Nguyen, M. A. Verheijen, P. M. Koenraad, F. A. Zwanenburg and E. P. Bakkers, *Nano Lett.*, 2017, **17**, 2259–2264.
- 14 Y. Hu, H. O. H. Churchill, D. J. Reilly, J. Xiang, C. M. Lieber and C. M. Marcus, *Nat. Nanotechnol.*, 2007, **2**, 622–625.
- 15 J. J. Zhang, G. Katsaros, F. Montalenti, D. Scopece, R. O. Rezaev, C. Mickel, B. Rellinghaus, L. Miglio, S. De Franceschi, A. Rastelli and O. G. Schmidt, *Phys. Rev. Lett.*, 2012, **109**, 085502.
- 16 F. Gao, J. H. Wang, H. Watzinger, H. Hu, M. J. Rančić, J. Y. Zhang, T. Wang, Y. Yao, G.-L. Wang, J. Kukučka, L. Vukušić, C. Kloeffer, D. Loss, F. Liu, G. Katsaros and J. J. Zhang, *Adv. Mater.*, 2020, **32**, 1906523.
- 17 K. Wang, G. Xu, F. Gao, H. Liu, R. L. Ma, X. Zhang, Z. Wang, G. Cao, T. Wang, J. J. Zhang, D. Culcer, X. Hu, H. W. Jiang, H. O. Li, G. C. Guo and G. P. Guo, *Nat. Commun.*, 2022, **13**, 206.
- 18 J. Ridderbos, M. Brauns, F. K. de Vries, J. Shen, A. Li, S. Kölling, M. A. Verheijen, A. Brinkman, W. G. van der Wiel, E. P. A. M. Bakkers and F. A. Zwanenburg, *Nano Lett.*, 2020, **20**, 122–130.
- 19 F. Krizek, T. Kanne, D. Razmadze, E. Johnson, J. Nygård, C. M. Marcus and P. Krogstrup, *Nano Lett.*, 2017, **17**, 6090–6096.
- 20 X. Zhang, W. Jevasuwan, K. C. Pradel, T. Subramani, T. Takei and N. Fukata, *Nanoscale*, 2018, **10**, 21062–21068.
- 21 Y. Cui and C. M. Lieber, *Science*, 2001, **291**, 851–853.

- 22 M. G. Borselli, K. Eng, E. T. Croke, B. M. Maune, B. Huang, R. S. Ross, A. A. Kiselev, P. W. Deelman, I. Alvarado-Rodriguez, A. E. Schmitz, M. Sokolich, K. S. Holabird, T. M. Hazard, M. F. Gyure and A. T. Hunter, *Appl. Phys. Lett.*, 2011, **99**, 063109.
- 23 S. P. Ramanandan, P. Tomić, N. P. Morgan, A. Giunto, A. Rudra, K. Ensslin, T. Ihn and A. Fontcuberta i Morral, *Nano Lett.*, 2022, **22**, 4269–4275.
- 24 F. Gao, Q. Feng, T. Wang and J. J. Zhang, *Acta Phys. Sin.*, 2020, **69**, 028102.
- 25 C. Teichert, M. G. Lagally, L. J. Peticolas, J. C. Bean and J. Tersoff, *Phys. Rev. B: Condens. Matter Mater. Phys.*, 1996, **53**, 16334–16337.
- 26 J. Tersoff, C. Teichert and M. G. Lagally, *Phys. Rev. Lett.*, 1996, **76**, 1675–1678.
- 27 F. Liu, S. E. Davenport, H. M. Evans and M. G. Lagally, *Phys. Rev. Lett.*, 1999, **82**, 2528–2531.
- 28 C. S. Lee, B. Kahng and A. L. Barabási, *Appl. Phys. Lett.*, 2001, **78**, 984–986.
- 29 J. J. Zhang, N. Hrauda, H. Groiss, A. Rastelli, J. Stangl, F. Schäffler, O. G. Schmidt and G. Bauer, *Appl. Phys. Lett.*, 2010, **96**, 193101.
- 30 J. J. Zhang and O. G. Schmidt, *Appl. Phys. Lett.*, 2013, **103**, 143112.
- 31 D. J. Shu, F. Liu and X. G. Gong, *Phys. Rev. B: Condens. Matter Mater. Phys.*, 2001, **64**, 245410.
- 32 L. Huang, F. Liu and X. G. Gong, *Phys. Rev. B: Condens. Matter Mater. Phys.*, 2004, **70**, 155320.
- 33 Y. Chen and J. Washburn, *Phys. Rev. Lett.*, 1996, **77**, 4046–4049.
- 34 S. A. Chaparro, Y. Zhang and J. Drucker, *Appl. Phys. Lett.*, 2000, **76**, 3534–3536.
- 35 U. Denker, O. G. Schmidt, N. Y. J. Philipp and K. Eberl, *Appl. Phys. Lett.*, 2001, **78**, 3723–3725.
- 36 H. Hu, H. Gao and F. Liu, *Phys. Rev. Lett.*, 2012, **109**, 106103.
- 37 G. Vastola, M. Grydlik, M. Brehm, T. Fromherz, G. Bauer, F. Boioli, L. Miglio and F. Montalenti, *Phys. Rev. B*, 2011, **84**, 155415.
- 38 J. Zhang, K. Zhang and J. Zhong, *Appl. Phys. Lett.*, 2004, **84**, 1853–1855.
- 39 J. P. Dismukes, L. Ekstrom and R. J. Paff, *J. Phys. Chem.*, 1964, **68**, 3021–3027.
- 40 Q. Xie, A. Madhukar, P. Chen and N. P. Kobayashi, *Phys. Rev. Lett.*, 1995, **75**, 2542–2545.
- 41 G. S. Solomon, J. A. Trezza, A. F. Marshall and J. J. S. Harris, *Phys. Rev. Lett.*, 1996, **76**, 952–955.
- 42 B. Yang, F. Liu and M. G. Lagally, *Phys. Rev. Lett.*, 2004, **92**, 025502.
- 43 J. Zhang, K. Zhang and J. Zhong, *Surf. Sci.*, 2004, **551**, L40–L46.
- 44 G. H. Lu and F. Liu, *Phys. Rev. Lett.*, 2005, **94**, 176103.
- 45 G. Capellini, M. De Seta and F. Evangelisti, *Appl. Phys. Lett.*, 2001, **78**, 303–305.