

# Nanoscale Advances

Accepted Manuscript

This article can be cited before page numbers have been issued, to do this please use: N. Singh, A. Kumar, K. Srivastava, N. Yadav, R. Singh, A. S. Verma, A. Gehlot, A. K. Yadav, A. mondal, T. Kumar, K. Pandey, N. AGupta, S. Kumar, R. brajpuriya, R. Gupta, S. Dubey, Y. Wu and H. Zheng, *Nanoscale Adv.*, 2024, DOI: 10.1039/D4NA00578C.



This is an Accepted Manuscript, which has been through the Royal Society of Chemistry peer review process and has been accepted for publication.

Accepted Manuscripts are published online shortly after acceptance, before technical editing, formatting and proof reading. Using this free service, authors can make their results available to the community, in citable form, before we publish the edited article. We will replace this Accepted Manuscript with the edited and formatted Advance Article as soon as it is available.

You can find more information about Accepted Manuscripts in the [Information for Authors](#).

Please note that technical editing may introduce minor changes to the text and/or graphics, which may alter content. The journal's standard [Terms & Conditions](#) and the [Ethical guidelines](#) still apply. In no event shall the Royal Society of Chemistry be held responsible for any errors or omissions in this Accepted Manuscript or any consequences arising from the use of any information it contains.

# Challenges and Opportunities in Engineering of Next Generation 3D Microelectronic Devices: Improved Performance, Higher Integration Density

Niharika Singh<sup>1</sup>, Kingshuk Srivastava<sup>1\*</sup>, Ajay Kumar<sup>2</sup>, Neha Yadav<sup>3</sup>, Ashish Yadav<sup>3\*</sup>, Santosh Dubey<sup>10</sup>, Rajesh Singh<sup>4,5</sup>, Anita Gehlot<sup>4,5</sup>, Ajay Singh Verma<sup>6</sup>, Neha Gupta<sup>7</sup>, Tanuj Kumar<sup>8</sup>, Yongling Wu<sup>3</sup>, Zheng Hongyu<sup>3</sup>, Aniruddha Mondal<sup>9</sup>, Kailash Pandey<sup>10</sup>, Ranjeet Brajpuriya<sup>10</sup>, Shalendra Kumar<sup>10</sup>, Rajeev Gupta<sup>10\*</sup>

<sup>1</sup>Department of Informatics, School of Computer Science, University of Petroleum & Energy Studies, Dehradun-248007, Uttarakhand, India.

<sup>2</sup>Jaypee Institute of Information Technology, Noida, Uttar Pradesh, India

<sup>3</sup>Center for Advanced Laser Manufacturing (CALM), Shandong University of Technology, Zibo, 255000, P.R. China

<sup>4</sup>Uttaranchal Institute of Technology, Uttaranchal University, Dehradun 248007, India

<sup>5</sup>Department of Project Management, Universidad Internacional Iberoamericana, Campeche 24560, CP, Mexico

<sup>6</sup>Division of Research and Innovation, School of Applied and Life Sciences, Uttaranchal University, Dehradun, Uttarakhand, 248007, India

<sup>7</sup>Applied Science and Humanity Department, ADGITM, New Delhi, India

<sup>8</sup>Department of Nanoscience & Materials, Central University of Jammu, Jammu, 181143, India

<sup>9</sup>Department of Physics, National Institute of Technology Durgapur, Durgapur, 713209, West Bengal, India

<sup>10</sup>Department of Physics, School of Engineering, University of Petroleum & Energy Studies, Dehradun-248007, Uttarakhand, India.

## Abstract

In recent years, nanotechnology and material science have evolved and matured, making it easier and easier to design and fabricate next-generation 3D microelectronics. The process has changed drastically from traditional 2D microelectronics, resulting in improved performance, higher integration density, and new functionalities. As applications become more complex and power-hungry, this technology can address the demands of high-performance computing, advanced sensors, and cutting-edge communication systems via wearable, flexible devices, etc. To manufacture higher-density microelectronics, recent advances in the fabrication of such 3D devices are discussed. Furthermore, the paper stresses the importance of novel materials and architectures, such as monolithic 3D integration and heterogeneous integration, in overcoming these challenges. We emphasize the importance of addressing complex issues to achieve better performance and higher integration density, which will play an important role in shaping the next generation of microelectronic devices. Multifaceted challenges involved in developing next-generation 3D microelectronic devices are also highlighted.

**Keywords:** Nanotechnology, 3D Microelectronics, Integration Density, Optimization, challenges.




## Introduction

Miniaturized three-dimensional (3D) microelectronic devices made of advanced materials are expected to significantly impact various consumer and military applications in the near future<sup>1-3</sup>. These include energy storage/harvesting, photonic sensing, wearable electronics, biomedical technologies<sup>4,5</sup>, micro/nanoelectromechanical systems (MEMS/NEMS)<sup>6,7</sup>, and high-performance transistors, to name a few<sup>8,9</sup>. For example, developing the currently used structure of Fin-FETs (tri-gate) transistors evolved from the traditional planar design needs to grow further for structures with gate-all-around (GAA) in 3D<sup>10-12</sup>. Using such advanced 3D structures allows for a higher functional density, higher performance, and less power consumption<sup>13,14</sup>. New R&D innovation of 3D transistors through new manufacturing and processing technologies is believed to enrich the future microelectronics industry<sup>15-18</sup>. Another illustration would be the demand for next-generation chips and dense integrated circuits (ICs), which are required to perform more varied functions and to a greater extent<sup>19</sup>. This is especially desired beyond those technologies currently achievable through a simple lithography scaling method based on a single chip (system-on-chip)<sup>20,21</sup>. To this end, researchers and engineers are working on technologies dealing with heterogeneous integrations in 3D architecture, including 3D IC packaging, 3D IC integration, and 3D Si integration<sup>22,23</sup>. 3D IC integration is considered superior over 3D IC packaging as it allows stacking much thinner IC chips with through-silicon-via (TSV) technology and micro-bumps. This architecture enables energy-efficient technology to offer higher integration, cover small areas, and perform better<sup>24</sup>.

These numerous advantages of 3D devices and systems are poised to drive the development of next-generation microelectronics and photonics<sup>25-27</sup> and offer superior benefits: lightweight, enhanced functional performance, energy efficiency, smaller footprint, and cost-effectiveness compared to the existing planar 2D devices<sup>28,29</sup>. 3D microelectronic devices also offer capabilities with a high degree of integration and productivity<sup>30,31</sup>. Despite the advances that have been made, critical manufacturing technical challenges remain to be solved, especially in batch manufacturing, including thermal management, vias formation, and thin-wafer handling<sup>30,32</sup>. In addition, devices with more complex 3D geometries, including conical spirals and hemispherical and polyhedral shapes, would be needed in future technologies<sup>33-35</sup>. These complex 3D architectures require advanced manufacturing processes for optimum performance<sup>36,37</sup>. Quantum computing is still in its infancy and is an exciting area within 3D microelectronics<sup>38-40</sup>.







**Fig 1: Next-generation 3D microelectronic devices are evolving rapidly, offering numerous opportunities in various industries.**

Engineers are working on developing the hardware components and architectures required for quantum computers, which have the potential to revolutionize computing. 3D microelectronic devices, including implantable devices, diagnostics, and drug delivery systems, have significant medical potential<sup>41–43</sup>. The Internet of Things (IoT) relies on small, low-power devices that can be integrated into everyday objects. Engineers can work on developing 3D microelectronics that meet the stringent requirements of IoT applications, such as small size, low power consumption, and wireless connectivity<sup>44–46</sup>. With the growing demand for machine learning and artificial intelligence, there are opportunities to design specialized hardware for these applications. This can include neuromorphic computing and specialized AI accelerators<sup>47–49</sup>. As with all technological advancements, sustainability is an important consideration. Engineers are looking forward to developing a new eco-friendly class that can work on developing eco-friendly materials and manufacturing processes to reduce the environmental impact of 3D microelectronics<sup>47,48,50–52</sup>. With the increasing connectivity of devices, security is a paramount concern. Engineers and researchers in this field play a crucial role in shaping the future of electronics, computing, and many other



industries<sup>53,54</sup>. Several fabrication steps and intricate designs are involved in 3D microelectronic devices, which are smaller, faster, more powerful, and more energy-efficient than conventional electronics<sup>55,56</sup>.





**Fig 2: Research Paper published on next-generation 3D Microelectronic Devices in numbers [i] year-wise, [ii] country-wise [iii] area-wise.**

Figure 2 is significant to researchers, industry experts, and decision-makers alike, encouraging collaboration and accelerating progress in next-generation 3D Microelectronic Devices. The increasing number of publications on these devices year by year and country by country demonstrates their importance. The next generation of 3D microelectronic devices could revolutionize a wide range of industrial areas. Engineers and researchers in this field play a crucial role in shaping the future of electronics, computing, and many other industries.

Several new materials have emerged and gained attention in 3D microelectronic devices. These materials are unique in their ability to meet semiconductor technology demands<sup>57,58</sup>. A glimpse of the state-of-the-art materials are given

1. Ultra-low dielectric constants can reduce signal propagation delays and crosstalk in high-speed interconnects. Research is being conducted on organosilicates (SiCOH), porous silica, and organic polymers.
2. A high-k dielectric replaces silicon dioxide gate insulators in advanced transistors, allowing for further device scaling and improved electrostatic control. For high-k gate dielectrics, hafnium oxide (HfO<sub>2</sub>) and zirconium oxide (ZrO<sub>2</sub>) are being investigated.
3. Semiconductors made out of InP and GaN have superior electron mobility. High-frequency and high-power applications use silicon-based platforms.




4. Because of their nanoscale thickness, two-dimensional (2D) materials like graphene and TMDs have unique electronic and optical properties. Sensors, transistors, and interconnects are being investigated. Perform better, be more flexible, and save energy.
5. Chalcogenide compounds (e.g., GeSbTe) are a common phase change material (PCM) used in non-volatile memories (PCMs). With reversible phase transitions, PCM is ideal for non-volatile storage and high-speed switching.
6. MOFs are porous materials composed of metal ions or clusters connected by organic ligands. Microelectronic devices are used for gas sensing, catalysis, and energy storage because of their high surface area, tunable pore size, and varied functionality.
7. Flexible substrates, such as polyimide and PET, are required for wearable electronic devices. Electronic components can be integrated into flexible or curved surfaces with these materials in healthcare and consumer electronics.

Researchers are developing these materials to make microelectronic devices more efficient, perform better, and function effectively across a wide range of applications.

### **Manufacturing Technologies to Develop 3D Microelectronic Devices**

Researchers have shown various manufacturing methods for 3D microelectronic devices comprising different structural and functional features<sup>32,59</sup>. Various manufacturing technologies are used to manufacture 3D microelectronic devices [Figure 3].





**Fig 3: Various manufacturing technologies to develop 3D Microelectronic devices.**

These manufacturing methods are mainly micro-manufacturing and machining, mechanically guided 3D assembly approaches, and self-assembly processes. New techniques that include hybrid strategies are also being explored<sup>59–61</sup>. 3D microelectronic structures consisting of simple constructions yield suspended and stacked components that can be fabricated relatively directly by modern micro-manufacturing technologies, including lithographic patterning, etching, and deposition<sup>62–64</sup>. On the other hand, methods based on mechanically guided 3D assembly can be employed as mature planar processing techniques available in the semiconductor industries to fabricate 2D precursor structures<sup>65–68</sup>. These 2D structures are subsequently processed into well-defined 3D forms leveraged by mechanically guided forces, including capillary forces, residual stresses, and constraint forces on inactive materials<sup>69,70</sup>. Many possibilities remain for improving and expanding on existing manufacturing technologies<sup>71</sup>. For example, futuristic manufacturing will seek to develop a universal method for deterministically controlling and forming 3D microelectronic devices with very high geometric complexity and ultra-small-scale precision

32,72,73.





In recent years, several fields, including semiconductors, have rapidly advanced in 3D and heterogeneous integration. This involves various techniques such as through-silicon via (TSV) interposer-based integration, fan-out wafer-level packaging (FOWLP), chip-on-chip, system-on-package (SoP), 2.5D and 3D circuits, monolithic 3D integration, and wafer-to-wafer bonding<sup>74,75</sup>. The TSV approach stacks multiple silicon wafers vertically with vertical interconnects running through the silicon substrate, resulting in shorter interconnects, smaller footprints, and better performance. Silicon substrates with high-density interconnects act as interposers, combining different semiconductor components like memory, logic, and sensors into one package. FOWLP allows multiple chips to be incorporated into a single package by redistributing the connection points, achieving size reduction, increased input/output density, and improved electrical performance<sup>76</sup>.

Chips are stacked on each other, often using TSVs or micro bumps to connect them. CoC integration integrates logic and memory. Multichip SoPs include processors, memory, and sensors together in one package. The result is a highly integrated system that is highly efficient and performs well. The 2.5D and 3D IC integration approaches stack multiple dies or wafers with interconnects. Die connections are made using interposers in 2.5D ICs, while multiple dies are stacked directly in 3D ICs<sup>77,78</sup>. In monolithic 3D integration, heterogeneous components are densely integrated with vertical connectivity. Multi-die integration is accomplished through W2W bonding, using TSVs or micro bumps to link multiple wafers vertically.


This integration structure and approach is continuously improving, being reduced, and enabling new capabilities in computing, networking, automotive, and consumer electronics.

### 1. Manufacturing Routes Involving Micromachining Processes

Various micro-manufacturing technologies employing top-down and bottom-up micromachining approaches, including selective etching, photoresist, wire bonding, and thinning processes, are shown in Figure 4. In the microelectronics industry, several micromachining technologies have been employed, including laser and focused ion beam machining, deep reactive ion etching (DRIE), hot embossing, and bulk/surface micromachining<sup>79,80</sup>. Bulk or surface micromachining and DRIE methods have attracted much attention and are widely used in the microelectronics industries<sup>81</sup>. Selective removal of the substrate material by chemical or physical means involves bulk micromachining to obtain 3D components<sup>82,83</sup>. In contrast, surface micromachining techniques can achieve more precise dimensional and structural control<sup>84</sup>. These techniques involve step-by-step deposition and patterning of sacrificial and structural layers, and the selective removal of the underlying sacrificial layer follows this<sup>24</sup>.



The researchers initially developed a top-down approach for building 3D MEMS devices. DRIE was employed to fabricate 3D MEMS with high aspect-ratio features<sup>85,86</sup>. This was achieved by alternately etching Si and depositing etch-resistant material on the sidewalls. This technique is considered a cost-effective process with precision and can be extended to different materials, including silicon carbide, titanium, tungsten, glass, and polymers<sup>87,88</sup>. Further, it has been shown that for manufacturing 3D MEMS with diverse suspension geometries, a viable approach is to combine various micromachining technologies to obtain the features of each technology<sup>24</sup>.



**Fig 4:** (a) A schematic presentation shows a top-down 3D cantilever fabrication enabled by the etching of the sacrificial layer and a corresponding SEM image of a 3D MEMS mirror. (b) Fabrication of nanowire ‘NW’ resonator arrays by a bottom-up integration process. (c, d) Schematic illustrations showing the fabrication process and a corresponding SEM image of 3D stacked gate-all-around ‘GAA’ transistors. GAA transistors are fabricated by selective etching of sacrificial layers and alternating etching-passivation steps. (e–g) 3D integration technology (three types) is displayed along with representative images. e: stacked-die with wire bonding and package-on-package stacking, f: memory stacking with through-silicon-via ‘TSVs’, and g: wafer-to-wafer bonding<sup>89</sup>.



On the other hand, building smaller units involving atoms and molecules into more complex assemblies based on their chemical properties needs bottom-up micromachining approaches<sup>90–92</sup>. This also represents a well-known manufacturing approach to self-assembling various morphological functional nanomaterials. Researchers have demonstrated combining bottom-up nanomaterials with micromachining technologies as an effective integration strategy that can facilitate the fabrication of 3D nanodevices<sup>93–95</sup>. These bottom-up integration processes were employed to fabricate nanowire ‘NW’ resonator arrays<sup>96,97</sup>.

Microgeneration technologies aid in efficiently managing energy resources, essential for a long-term future<sup>98</sup> are discussed. Variable design control compensates for the frameworks' restrictions by employing switches based on current utilization and energy supply accessibility<sup>99</sup>. A tiny battery capacity crossover energy arrangement is introduced. Using the collective energy of frameworks to meet electrical demands that limit the connection to the adjacent electricity company is possible<sup>100,101</sup>. Three alternative ways to control the system were compared, and the nonlinear reversal-based control scheme performed admirably. 3D microelectronic devices with highly varied structural and functional properties have created many manufacturing methods<sup>32</sup>. Recent studies have extended this discovery to a broader range of materials (such as silicon carbide, titanium, tungsten, glass, and polymers), demonstrating a cost-effective method for deep drawing with excellent selectivity and accuracy<sup>102,103</sup>. The tension between the top and base layers, controlled by the substantial manufacturing boundaries, promotes the self-movement of 2D structures into deterministic 3D designs after the specific scratching of the sacrificial layer<sup>104–107</sup>. The framed devices could include several 3D practical pieces over various length scales to coordinate several functionalities into a single framework<sup>104–107</sup>.

Rechargeable micro-batteries are critical power sources for microelectronics devices<sup>108,109</sup>. Two crucial goals for such devices are high energy output and a minimal footprint. Device configurations are crucial for improving output energy and reducing footprint size. We look at how far folded-up nanotechnology, a descendant of origami technology, has progressed in manufacturing micro-batteries<sup>110</sup>. On-chip electronic devices can readily incorporate three-dimensional sandwiched rMBs. The thickness of the electrode materials and the rMB's output energy are limited due to the sandwiched structure<sup>111</sup>. The energy density can be enhanced by transitioning from a sandwich to an interdigital architecture<sup>112,113</sup>. A general packaging option is to



deposit polymer flexible and wearable substrates. Solid-state electrolytes, such as LiPON, can overcome the leakage problem, but their electrical conductivity is low, limiting the ability of rMBs to store energy. On the other hand, polymer-based electrolytes can achieve a good balance between high conductivity and operational stability<sup>114,115</sup>.

## 2. Mechanically Guided 3D Microelectronics Assembly

Mechanically assisted manufacturing is a different method of creating 3D microelectronic devices capable of constructing complicated 3D geometries<sup>116–118</sup>. This method can be used to create multilayer and even hierarchical architectures. It can be used on various materials, including semiconductors, metals, polymers, and ceramics, and at various length scales, from tens of nanometers to centimeters. It is compatible with the semiconductor and integrated photonic industries<sup>119,120</sup>.


The main characteristic of mechanically guided 3D assembly is different mechanical forces, including compressive forces due to a soft substrate, capillary forces, residual stress, and constraint forces (heat-, light-, and solvent-responsive active materials)<sup>121</sup>. This technology's main step is deliberately distorting 2D precursor structures into 3D shapes. The main methods for accomplishing this include bending, twisting, or combining these<sup>122,123</sup>. Several mechanically guided 3D microelectronic assembly procedures are schematically illustrated in Figure 5, along with a few manufactured 3D devices. The steps involve a residual stress method used to fabricate characteristic tubular or helical 3D electronic devices at an ultra-small scale<sup>124,125</sup>. Subsequently, the self-rolling of 2D precursors results in the deterministic 3D structures obtained after the sacrificial layer's selective etching<sup>121</sup>. Researchers have demonstrated several 3D electronic device prototypes using mechanically guided assembly<sup>126,127</sup>. The 3D devices that were fabricated were rolled-up field-effect transistors, 3D tubular infrared photodetectors with a widened visual field, and 3D radio frequency (RF)/microwave air-core transformers with enhanced performance compared to on-chip planar counterparts<sup>128–130</sup>. Despite the advances, it is to be noted that the challenge remains to realize the heterogeneous integration of multiple electronic components (e.g., ICs) at different in-plane locations<sup>131</sup>.

Daniel Karnaushenko et al.<sup>132</sup> discuss modern microelectronic systems and their components as predominantly three-dimensional (3D) devices that have shrunk in size and weight to increase performance and lower costs. Microelectronics has changed dramatically during the previous half-



century in components and fully integrated systems. The rising compatibility defines the commencement of fully parallel wafer-scale production of 3D self-assembled microelectronic systems among multiple technologies and innovative materials<sup>133,134</sup>. Deviations and inaccuracies in structure and design continue to be challenges that affect device yield. They can only be overcome by fine-tuning material characteristics and manufacturing methods, which will undoubtedly incorporate self-stabilizing technologies<sup>135–137</sup>. Although 3D self-assembled microelectronics is still in its early stages, powerful prototype devices have already paved the road to be integrated into commercially accessible microelectronic systems and used in real-world applications<sup>138–140</sup>. System-on-Package (SoP) technology based on silicon carriers can support robust chip manufacturing with high-yield/low-cost chips for various products of two- and three-dimensional product applications<sup>141</sup>. It can also provide modular design flexibility and high-performance integration of heterogeneous chip technologies<sup>142–144</sup>. The silicon carrier package's thermal expansion matches the chip's, ensuring dependability even when the high-density chip micro-bump interconnections shrink in size<sup>145,146</sup>. This method appears to scale with semiconductor advancements in electrical, thermal, and I/O scaling<sup>147</sup>. It will also assist in directing technology to product applications that demonstrate the most cost-effectiveness. Silicon and packaging integration using new 2D and 3D structures are fascinating to support system requirements and new volume-based product applications<sup>148–150</sup>.






**Fig 5:** (a) Schematic presentation of an application to lithium-ion batteries due to residual stress-induced rolling. (b) An application in 3D deployable organic thin-film transistors (OTFTs) fabricated by the folding-dominated method. (c) An example of a representative microelectronic device with optically active split-ring resonator (SRRs) patterns is made by the induced folding-dominated method. (d) 3D photodetection systems that are capable of measuring incident light parameters developed by mechanically guided 3D assembly induced by compressive forces and a pre-strained substrate<sup>128</sup>.

### 3. Compact 3D Self-Assembled Microelectronics

A new area of research, 3D self-assembled microelectronic devices, is anticipated to simplify production procedures and offer unique functions in the microelectronics industry of the future<sup>151,152</sup>. Creating sophisticated 3D architectures from initially planar membranes is quickly becoming possible, which is a very effective method of producing 3D electronics<sup>153,154</sup>. Because it presents new prospects to integrate thin-film microelectronic functions in systems and devices with increased performance and higher integration density, 3D self-assembly has demonstrated its



superior advantage in recent research. To optimize self-assembled 3D architectures, researchers have worked on resolving chemistry, structural stability, and yield problems and devising novel techniques<sup>155,156</sup>. Different 3D structures have been created using self-assembly techniques. Complex thin-film electrode architectures, 3D self-assembled passive and active components, and sensor, mechanical, and energy supply devices have all been successfully integrated. (Figure 6)<sup>132</sup>. The underlying mechanism of 3D self-assembly works parallelly, taking advantage of surface tension, extrinsic forces, and intrinsic interfacial and volumetric stresses<sup>157–159</sup>. For example, it has been shown that in the case of reorienting conventional MEMS and NEMS structures, positioning microelectronic components, and fabricating polyhedral architectures, the surface tension of various materials in the liquid phase plays a crucial role that has been extensively utilized<sup>30</sup>. Similarly, extrinsic forces can be leveraged for structural buckling, which was utilized to form diverse pop-up 3D architectures<sup>160</sup>. In another example, rolled-up tubular and “Swiss-roll” architectures were created by applying intrinsic interfacial or volumetric stresses<sup>161,162</sup>.



**Fig 6:** Schematic illustrations show three distinct driving mechanisms: surface tension, extrinsic forces, and intrinsic interfacial and volumetric stresses that can be leveraged to fabricate 3D self-assembled microelectronic devices wafer-scale-processable and deployable<sup>132</sup>.

(Figure 6)<sup>132</sup>. Microelectronics that are self-assembled have several intriguing possibilities. The most critical component is the 3D shape's compactness, which immediately enhances the form factor<sup>163</sup>. As a result, energy storage components like batteries, capacitors, and inductors perform better per footprint area. This has also been demonstrated to offer novel properties for magnetic




sensors missing from the initial planar state<sup>164,165</sup>. According to research, 3D optical and electrical devices are employed as mechanical scaffolds to examine, work with, and interact with biological fluids and soft tissues<sup>166</sup>. 3D self-assembled microelectronics is still a young and developing field. But it is anticipated that potent prototype devices already revealed could open the door to the microelectronics commercialization industry for useful applications<sup>132</sup>.

### ***Hybrid Manufacturing Technologies to Realize 3D Multifunctional Microelectronics***

Recent research suggests that combining various technologies can circumvent some technological constraints imposed by micro-manufacturing and self-assembly approaches<sup>61,167</sup>. For instance, scientists have used 3D IC integration technology to create an interposer (carrier) micro-device. For thermal control, this microdevice integrates fluidic microchannels made using wet etching (Figure 7). The development of a TSV-based 3D integration of the chip-scale package of MEMS and ICs was demonstrated using micromachining technology<sup>168,169</sup>. From an industrial standpoint, the heterogeneous integration of many functional components, such as logic processors, RF devices, biochips, sensors, and MEMS, into a single chip can be revolutionary in providing affordable and value-added system solutions<sup>170,171</sup>.







**Fig 7: Formation of 3D multifunctional microelectronics devices by hybrid manufacturing/assembly methods. (a) Schematic illustration showing an interposer (carrier) device with fluidic microchannels for thermal management. (b) Chip-scale integrated MEMS and ICs. (c) Mechanically guided 3D assembly assisted by residual stresses. (d) The combination of mechanically guided 3D assembly and residual plastic deformations of metals results in freestanding 3D structures. (e) Merging of micro-manufacturing technologies and other mechanically guided 3D assembly methods with 3D assembly based on compressive buckling<sup>87</sup>.**

Advanced 3D microelectronic packaging technology is currently very useful in meeting the requirements of portable electronics and heterogeneous integration roadmaps due to its ultra-thin, ultra-light, good performance, and low power consumption<sup>172,173</sup>. Another significant benefit is that it adheres to Moore's law at a much cheaper cost to the semiconductor industry<sup>174,175</sup>. Various facets of 3D packaging have also been investigated, including manufacturing, assembly, cost, design, modeling, heat management, material, etc<sup>176,177</sup>. Three-dimensional hyper integration is a revolutionary technique for building highly integrated micro-nano systems by vertically stacking and connecting numerous materials, technologies, and functional components<sup>178,179</sup>. Memory, handheld devices, and high-performance computers will follow high-density multifunctional heterogeneous integration of InfoTech, NanoTech-BioTech systems<sup>180,181</sup>. The government, public, and private investors have invested heavily in developing stacked 3D silicon for years. This technology is mass-produced and stacked with 3D silicon components, and product designers can



use foundry services. Stacked 3D silicon has already made a big difference in the microelectronics systems and products it has been using<sup>182,183</sup>. Due to multiple gates, multi-gate FETs are a better option than planar MOSFETs regarding drain potential screening from channel<sup>102</sup>. FinFET devices have reduced fringing capacitances but come at a more difficult fabrication cost<sup>184–186</sup>. They consume less power, are immune to SCEs, take up less space, and function faster<sup>187</sup>. The most recent advancements in FinFET technology are examined by addressing circuit and manufacturing issues and different FinFET structures, such as SOI MOSFETs and SOI NERFETs<sup>187</sup>.

New wireless technologies, including new usage patterns and protocols, transform our daily lives<sup>188,189</sup>. The heterogeneous functionality required for expanding consumer, communication, and defense microsystems cannot be combined into a platform based on semiconductor device scaling because the convergence of communication, computer, optical, and sensing technologies necessitates entire system implementation on ultra-small form factor mobile platforms<sup>190</sup>. It is possible to increase system-level performance, form-factor reduction, and power dissipation by utilizing 3D integration of low-power, highly efficient, process-optimized IC and packaging technologies<sup>190,191</sup>. The desire for multifunction mobile platform-based designs drives the demand for 3D integration of heterogeneous technologies. Monolithic 3D-ICs, stacked 3DICs, and POPs only make up a minor portion of a platform's overall system<sup>192,193</sup>. The multifunction system must be reduced before the full advantages of 3D integration can be realized. Although there are significant challenges with 3D integration for wireless mobile internet and computer platforms, it also creates new opportunities for system architecture, design, integration, manufacturing, and testing<sup>194–196</sup>. Electronic connection and packing chores are typically carried out in 2D. To further miniaturize and enhance the functionality of electronic devices, 3D is required<sup>197,198</sup>. The desire for multifunction mobile platform-based designs drives the demand for 3D integration of heterogeneous technologies. Monolithic 3D-ICs, stacked 3DICs, and POPs only make up a minor portion of a platform's overall system. The multifunction system must be reduced before the full advantages of 3D integration can be realized. Although there are significant challenges with 3D integration for wireless mobile internet and computer platforms, it also creates new opportunities for system architecture, design, integration, manufacturing, and testing<sup>199–201</sup>. Electronic connection and packing chores are typically carried out in 2D. To further miniaturize and enhance the functionality of electronic devices, 3D is required. With ultra-thin, ultra-light, and excellent performance while consuming very little power, advanced 3D microelectronic packaging




technology is currently beneficial in achieving the demands of portable electronics and heterogeneous integration roadmaps<sup>202</sup>. It adheres to Moore's law at a much lower cost to the semiconductor industry, which is another noteworthy advantage. Many other aspects of 3D packaging were explored, including fabrication, assembly, cost, design, modeling, heat management, material, and many more<sup>203,204</sup>.

A mechanical-materials-and-reliability engineer will probably have to deal with problems related to exciting developing technologies in numerous fields<sup>203,204</sup>. Unless something unexpected disrupts the current trend and defines the near future, predicting future technology is not as difficult as it initially appears. This happens due to the sudden change in momentum of these movements. Continuous innovation is required to meet the future demands of electrical and photonic technologies<sup>202</sup>. The fundamental problem is that silicon chips have limitations when it comes to integrating photonic capabilities, even though they enable our CPUs, computer memory, communication processors, and image sensors<sup>205–207</sup>. Hence, a layer is used to construct optical waveguides to overcome this challenge and integrate photonics into bulk silicon complementary metal-oxide-semiconductor devices<sup>208,209</sup>. This transistor-based photonic device can achieve many of the multi-chip approach's objectives when decoupled.

### **Challenges and constraints in the fabrication of 3D Microelectronic Devices**



Numerous constraints and challenges are associated with the fabrication of 3D microelectronic devices 194,195. The following are some of the most important challenges and constraints in fabricating 3D microelectronic devices [Figure 8].



Due to the increased power density and limited thermal dissipation in compact, multilayered structures, 3D microelectronic devices pose significant challenges in heat management. Variations in thermal expansion among materials can lead to stress, delamination, cracking, or warping. Unmanaged hotspots from active components can degrade overall performance, while temperature fluctuations impact device reliability due to mechanical stress from large gradients. Moreover, issues such as electromigration, diffusion, and voids arising from high fabrication temperatures can compromise interconnects and solder joints. Selecting materials that effectively conduct heat and closely match in expansion rates is critical, although choices are often restricted by process compatibility and cost considerations. Additionally, integrating microfluidic cooling and heat sinks presents further complexities.

Using fabrication processes compatible with the materials is important, as excessive heat can damage components. Thermocycling and accelerated aging tests can be used to evaluate long-term reliability. Voltage scaling and power gating should be used to minimize heat generation. To maintain uniform temperatures across layers, heat must spread efficiently. Thermal restrictions can be addressed with advanced packaging designs, material choices, and thermal interface materials.



### **Thin film deposition and uniformity**

The Through-Silicon Via (TSV) is integral to vertical interconnections in microelectronic devices but introduces a few challenges. Costs and cycle times increase when fabrication steps like etching, deposition, and planarization are added. TSVs must be precisely aligned to prevent electrical shorts, open circuits, or reduced performance. Having high aspect ratios makes etch depth control and sidewall uniformity difficult. In DRIE, the substrate can be damaged, affecting reliability. The TSVs can also cause thermal management issues and electromigration, resulting in voids and reduced reliability. The performance of devices can be affected by mechanical stresses during TSV fabrication. A thin wafer exposes TSVs, which pose challenges in mechanical stability. Electrical leakage and crosstalk can occur when structures are densely packed, requiring proper dielectric isolation. It is crucial to test and characterize TSVs comprehensively. Conducting non-destructive testing to detect defects, such as voids or cracks, is crucial. Fabrication of TSVs increases manufacturing costs due to process complexity and additional materials. The commercialization of 3D-integrated devices poses a significant challenge. Optimizing TSV fabrication, improving material properties, enhancing alignment techniques, and developing reliable testing methods require ongoing research. 3D microelectronics requires collaboration between semiconductor manufacturers, equipment providers, and research institutions.

### **Testing and Reliability**

Testing and reliability considerations are crucial for fabricating 3D microelectronic devices, ensuring that they meet performance specifications and maintain functionality over their operational lifetime. Access constraints and interconnect testing present challenges in evaluating the functionality and reliability of 3D microelectronic devices. Yield monitoring, non-destructive testing, and long-term stability testing are essential for ensuring the reliability of 3D microelectronic devices. Collaboration between device designers, process engineers, reliability engineers, and testing specialists is essential for implementing effective testing and reliability strategies and ensuring the quality and performance of 3D microelectronic devices.

### **Cost Considerations**

Material, equipment, and labor costs significantly impact fabrication expenses. Balancing testing requirements, R&D expenses, and packaging and assembly costs is crucial for cost-effective manufacturing. Cost constraints heavily influence the fabrication of 3D microelectronic devices, affecting manufacturing processes, material selection, equipment utilization, and overall production efficiency. Additionally, material waste and environmental compliance contribute to production costs. Strategies like recycling and sustainable practices help mitigate expenses. High-volume production lowers per-unit costs, while initial setup costs and production ramp-up expenses should also be considered.

### **Integration of Heterogeneous Components**

Integrating heterogeneous components in the fabrication of 3D microelectronic devices introduces several constraints and challenges stemming from differences in materials, processes, interfaces, and functionalities. Here, material compatibility, process compatibility, dimensional mismatch, interfacial adhesion and bonding, thermal management, electrical interconnects, signal



compatibility and interface design, reliability and durability, testing and characterization. Addressing these constraints requires interdisciplinary collaboration among materials scientists, process engineers, device designers, and reliability experts to develop innovative integration techniques, materials compatibility guidelines, and testing methodologies tailored to the unique challenges of heterogeneous component integration in 3D microelectronic devices. Challenges include material and process compatibility. Issues like dimensional mismatches and thermal management must be addressed.

### **Environmental and Sustainability Constraints**

The fabrication of 3D microelectronic devices presents several environmental and sustainability constraints that must be addressed to minimize environmental impact and promote sustainable manufacturing practices. Here are some key constraints in this regard are given resource consumption, chemical usage and waste generation, emissions and air quality, water usage and contamination, energy consumption, and carbon footprint, waste generation and disposal, supply chain sustainability, product lifecycle management, regulatory compliance, corporate social responsibility. Addressing these environmental and sustainability constraints requires a holistic approach to manufacturing that integrates environmental considerations into all aspects of the production process, from materials sourcing and process design to waste management and product lifecycle management. Collaborative efforts among industry stakeholders, government agencies, academia, and environmental advocacy groups are essential for driving innovation and promoting sustainable practices in fabricating 3D microelectronic devices.

### **Process Control and Monitoring**

Process control and monitoring are essential aspects of fabricating 3D microelectronic devices, ensuring consistent performance, quality, and reliability throughout manufacturing. However, several constraints and challenges like Complexity of Process Flows, Dimensional Variability, Material Compatibility, Alignment and Registration Accuracy, Process Variability and Yield Losses, Equipment and Tooling Constraints, Real-Time Monitoring Challenges, Data Management and Analysis, Environmental and Safety Considerations are associated with process control and monitoring in this context. Addressing these constraints requires continuous improvement efforts, investment in advanced process control technologies, employee training, and collaboration among interdisciplinary engineers, scientists, and technicians. By overcoming these challenges, semiconductor manufacturers can enhance process control and monitoring capabilities, improve product quality and yield, and drive innovation in 3D. Challenges include complex process flows and dimensional variability. Monitor material compatibility, alignment accuracy, and process variability.

### **Scaling and Miniaturization**

Scaling and miniaturization in the fabrication of 3D microelectronic devices introduce several constraints and challenges, primarily due to the shrinking dimensions of device features and the increasing complexity of fabrication processes. Here are some key constraints: lithography limitations, aspect ratio limitations, material constraints, interconnect scaling, thermal constraints,



manufacturability constraints, metrology and inspection challenges, cost constraints, reliability concerns, and design complexity are associated with scaling and miniaturization. Addressing these constraints requires interdisciplinary collaboration among device designers, process engineers, materials scientists, and equipment manufacturers to develop innovative solutions, optimize fabrication processes, and overcome technical challenges associated with scaling and miniaturization in 3D microelectronic device fabrication.

### **Standardization**

Standardizing the fabrication of 3D microelectronic devices faces numerous constraints and challenges due to the technology's intricate and fast-evolving nature. Key issues include heterogeneous integration, customization, rapid technological advancements, interdisciplinary collaboration, global supply chain complexities, intellectual property protection, cost management, regulatory compliance, and the integration of legacy systems and technologies, all of which contribute to market fragmentation. Despite these challenges, standardization offers substantial benefits such as interoperability, compatibility, cost efficiencies, and accelerated innovation. Addressing these hurdles demands proactive stakeholder engagement, effective communication, consensus-building, and a dedicated effort towards collaborative problem-solving and ongoing enhancement.

### **Complexity in existing design tools**

Design tools facilitate performance optimization, complexity management, and manufactureability. EDA software could be used for layout, simulation, and verification, as well as 3D integration and heterogeneous system design tools. FEA, FDM, and CFD may be used for thermal and mechanical analyses, as well as electromagnetic simulation tools for signal integrity and electromagnetic interference (EMI). As an electrical and thermal co-design approaches, floorplans, partitions, and interconnects can all be optimized. Technology compatibility, accuracy, and scalability are possible issues. Multiphysics simulation capabilities may be integrated into design automation using machine learning and artificial intelligence.

### **Conclusion And Future Scope**

This paper highlights the significant challenges to developing 3D microelectronic devices and the available opportunities. It emphasizes the enormous performance and integration density improvements that these technologies promise while stressing the necessity for innovative solutions to overcome heat dissipation, material compatibility, and fabrication complexity to achieve these advancements. As a result of 3D integration, the paper emphasizes how key it is to push the boundaries of microelectronic device performance. It argues for a multidisciplinary approach that combines academia, industry, and research institutions to tackle the existing hurdles and move the field forward.



Several promising directions are being pursued in the future of 3D microelectronic devices, such as the following. There is a growing need for research on new materials and advanced fabrication techniques to improve device performance and reliability. As densely packed 3D structures continue to become more complex, it will be crucial to address thermal management challenges with innovative solutions for them to be sustainable. Aside from this, the exploration of new interconnect technologies and the improvement of design methodologies will allow for higher data rates and optimized performances to be achieved. We want to point out that there is a wide range of potential applications of 3D microelectronics in emerging areas such as IoT, artificial intelligence, and quantum computing, and efforts should go into making these technologies more sustainable and cost-effective to ensure their widespread adoption and impact on several industries.

## References:

- 1 A. Rafique, I. Ferreira, G. Abbas and A. C. Baptista, *Nano-Micro Letters* 2023 15:1, 2023, **15**, 1–58.
- 2 F. Sun, H. Jiang, H. Wang, Y. Zhong, Y. Xu, Y. Xing, M. Yu, L.-W. Feng, Z. Tang, J. Liu, H. Sun, H. Wang, G. Wang and M. Zhu, *Chem Rev*, , DOI:10.1021/ACS.CHEMREV.2C00720/ASSET/IMAGES/MEDIUM/CR2C00720\_0036.GIF.
- 3 J. Qin, H. Zhang, Z. Yang, X. Wang, P. Das, F. Zhou and Z.-S. Wu, *Journal of Energy Chemistry*, 2023, **81**, 410–431.
- 4 H. Stapf, F. Selbmann, Y. Joseph and P. Rahimi, *ACS Appl Electron Mater*, 2024, **6**, 2120–2133.
- 5 A. R. Kalaiarasi, T. Deepa, S. Angalaeswari, D. Subbulekshmi and R. Kathiravan, *J Nanomater*, 2021, **2021**, 6244874.
- 6 T. A. Truong, T. K. Nguyen, H. Zhao, N. K. Nguyen, T. Dinh, Y. Park, T. Nguyen, Y. Yamauchi, N. T. Nguyen and H. P. Phan, *Small*, 2022, **18**, 2105748.
- 7 Z. Torkashvand, F. Shayeganfar and A. Ramazani, *Micromachines* 2024, Vol. 15, Page 175, 2024, **15**, 175.
- 8 M. Shak Sadi and E. Kumpikaitè, *Nanomaterials*, 2022, **12**, 2039.
- 9 F. Mokhtari, Z. Cheng, R. Raad, J. Xi and J. Foroughi, *J Mater Chem A Mater*, 2020, **8**, 9496–9522.
- 10 R. Yuvaraj, A. Karuppanan, A. K. Panigrahy and R. Swain, *Silicon*, 2023, **15**, 1739–1746.
- 11 E. S. Kumar, S. Kumar P, N. A. Vignesh and S. Kanithan, *Silicon*, 2022, **14**, 8439–8447.
- 12 A. S. Geege and T. S. A. Samuel, *Silicon*, 2022, 1–14.
- 13 C. Li, J. Du, Y. Gao, F. Bu, Y. H. Tan, Y. Wang, G. Fu, C. Guan, X. Xu and W. Huang, *Adv Funct Mater*, 2022, **32**, 2205317.
- 14 R. Gupta, A. Kumar, A. Biswas, R. Singh, A. Gehlot, S. V. Akram and A. S. Verma, *J Energy Storage*, 2022, **55**, 105591.
- 15 D. S. Kim, J. Bin Kim, D. W. Ahn, J. H. Choe, J. S. Kim, E. S. Jung and S. G. Pyo, *Electronic Materials Letters*, 2023, 1–18.
- 16 J. M. Majikes and J. A. Liddle, *Nanoscale*, 2022, **14**, 15586–15595.
- 17 C. Gu, A. B. Jia, Y. M. Zhang and S. X. A. Zhang, *Chem Rev*, 2022, **122**, 14679–14721.
- 18 R. Gupta, R. Singh, A. Gehlot, S. V. Akram, N. Yadav, R. Brajpuriya, A. Yadav, Y. Wu, H. Zheng, A. Biswas, E. Suhir, V. S. Yadav, T. Kumar and A. S. Verma, *Nanoscale*, 2023, **15**, 4682–4693.
- 19 D. Karnaushenko, T. Kang, V. K. Bandari, F. Zhu and O. G. Schmidt, *Advanced Materials*, 2020, **32**, 1902994.
- 20 I. Taj and U. Farooq, *Electronics (Basel)*, 2023, **12**, 935.
- 21 M.-C. Chen, H.-Y. Chen, C.-Y. Lin, C.-H. Chien, T.-F. Hsieh, J.-T. Horng, J.-T. Qiu, C.-C. Huang, C.-H. Ho and F.-L. Yang, *Sensors*, 2012, **12**, 3952–3963.
- 22 L. Zhu, C. Jo and S. K. Lim, *IEEE Trans Compon Packaging Manuf Technol*, 2022, **12**, 1969–1982.





- 23 X. Ma, Y. Wang, Y. Wang, X. Cai and Y. Han, *CCF Transactions on High Performance Computing*, 2022, **4**, 43–52.
- 24 X. Guo, Z. Xue and Y. Zhang, *NPG Asia Materials* 2019 11:1, 2019, **11**, 1–7.
- 25 F. Wang, T. Zhang, R. Xie, A. Liu, F. Dai, Y. Chen, T. Xu, H. Wang, Z. Wang, L. Liao, J. Wang, P. Zhou and W. Hu, *Advanced Materials*, 2023, 2301197.
- 26 T. Lu, S. Ji, W. Jin, Q. Yang, Q. Luo and T.-L. Ren, *Sensors*, 2023, **23**, 2991.
- 27 H. Wang, W. Zhang, D. Ladika, H. Yu, D. Gailevičius, H. Wang, C. Pan, P. N. S. Nair, Y. Ke, T. Mori, J. Y. E. Chan, Q. Ruan, M. Farsari, M. Malinauskas, S. Juodkazis, M. Gu and J. K. W. Yang, *Adv Funct Mater*, 2023, 2214211.
- 28 Y. Wang, A. Ahmed, A. Azam, D. Bing, Z. Shan, Z. Zhang, M. K. Tariq, J. Sultana, R. T. Mushtaq, A. Mehboob, C. Xiaohu and M. Rehman, *J Manuf Syst*, 2021, **60**, 709–733.
- 29 J. M. Pearce and N. Sommerfeldt, *Energies (Basel)*, 2021, **14**, 834.
- 30 D. Karnaushenko, T. Kang, V. K. Bandari, F. Zhu and O. G. Schmidt, *Advanced Materials*, 2020, **32**, 1902994.
- 31 M. M. Nahar, B. Ma, K. Guye, Q. H. Chau, J. Padilla, M. Iyengar and D. Agonafer, *Appl Therm Eng*, 2021, **194**, 117109.
- 32 X. Guo, Z. Xue and Y. Zhang, *NPG Asia Mater*, , DOI:10.1038/S41427-019-0129-7.
- 33 J. Chen, Q. Peng, X. Peng, H. Zhang and H. Zeng, *Chem Rev*, 2022, **122**, 14594–14678.
- 34 X. Fan and A. Walther, *Chem Soc Rev*, 2022, **51**, 4023–4074.
- 35 C. Tong, *Springer Series in Materials Science*, 2022, **317**, 1–51.
- 36 A. Pajonk, A. Prieto, U. Blum and U. Knaack, *Journal of Building Engineering*, 2022, **45**, 103603.
- 37 C. Lu, M. Hsieh, Z. Huang, C. Zhang, Y. Lin, Q. Shen, F. Chen and L. Zhang, *Engineering*, 2022, **17**, 44–63.
- 38 A. Alfieri, S. B. Anantharaman, H. Zhang and D. Jariwala, *Advanced Materials*, 2023, **35**, 2109621.
- 39 P. Kumar, R. Kumar, S. Kumar, M. K. Khanna, R. Kumar, V. Kumar and A. Gupta, *Magnetochemistry*, 2023, **9**, 73.
- 40 S. S. Parihar, S. Thomann, G. Pahwa, Y. S. Chauhan and H. Amrouch, *IEEE Open Journal of Circuits and Systems*, 2023, **4**, 258–270.
- 41 J. T. Borenstein, G. Cummins, A. Dutta, E. Hamad, M. P. Hughes, X. Jiang, H. (Hugh) Lee, K. F. Lei, X. (Shirley) Tang, Y. Zheng and J. Chen, *Lab Chip*, , DOI:10.1039/D3LC00296A.
- 42 D. V. Christensen, R. Dittmann, B. Linares-Barranco, A. Sebastian, M. Le Gallo, A. Redaelli, S. Slesazeck, T. Mikolajick, S. Spiga, S. Menzel, I. Valov, G. Milano, C. Ricciardi, S. J. Liang, F. Miao, M. Lanza, T. J. Quill, S. T. Keene, A. Salleo, J. Grollier, D. Marković, A. Mizrahi, P. Yao, J. J. Yang, G. Indiveri, J. P. Strachan, S. Datta, E. Vianello, A. Valentian, J. Feldmann, X. Li, W. H. P. Pernice, H. Bhaskaran, S. Furber, E. Neftci, F. Scherr, W. Maass, S. Ramaswamy, J. Tapson, P. Panda, Y. Kim, G. Tanaka, S. Thorpe, C. Bartolozzi, T. A. Cleland, C. Posch, S. C. Liu, G. Panuccio, M. Mahmud, A. N. Mazumder, M. Hosseini, T. Mohsenin, E. Donati, S. Tolu, R. Galeazzi, M. E. Christensen, S. Holm, D. Ielmini and N. Pryds, *Neuromorphic Computing and Engineering*, , DOI:10.1088/2634-4386/AC4A83.
- 43 R. Ur Rasool, H. F. Ahmad, W. Rafique, A. Qayyum, J. Qadir and Z. Anwar, *Future Internet* 2023, Vol. 15, Page 94, 2023, **15**, 94.
- 44 S. Nižetić, P. Šolić, D. López-de-Ipiña González-de-Artaza and L. Patrono, *J Clean Prod*, 2020, **274**, 122877.
- 45 A. Ghasempour, *Inventions*, 2019, **4**, 22.
- 46 S. Kumar, P. Tiwari and M. Zymbler, *J Big Data*, 2019, **6**, 1–21.
- 47 C. D. Schuman, S. R. Kulkarni, M. Parsa, J. P. Mitchell, P. Date and B. Kay, *Nat Comput Sci*, 2022, **2**, 10–19.
- 48 K. Berggren, Q. Xia, K. K. Likharev, D. B. Strukov, H. Jiang, T. Mikolajick, D. Querlioz, M. Salinga, J. R. Erickson, S. Pi, F. Xiong, P. Lin, C. Li, Y. Chen, S. Xiong, B. D. Hoskins, M. W. Daniels, A. Madhavan, J. A. Little, J. J. McClelland, Y. Yang, J. Rupp, S. S. Nonnenmann, K.-T. Cheng, N. Gong, M. A. Lastras-Montaña, A. A. Talin, A. Salleo, B. J. Shastri, T. F. de Lima, P. Prucnal, A. N. Tait, Y. Shen, H. Meng, C. Roques-Carmes, Z. Cheng, H. Bhaskaran, D. Jariwala, H. Wang, J. M. Shainline, K. Segall, J. J. Yang, K. Roy, S. Datta and A. Raychowdhury, *Nanotechnology*, 2021, **32**, 012002.
- 49 Y. Chen, Y. Xie, L. Song, F. Chen and T. Tang, *Engineering*, 2020, **6**, 264–274.
- 50 M. A. Rosen and H. A. Kishawy, *Sustainability*, 2012, **4**, 154–174.
- 51 H. Hegab, N. Khanna, N. Monib and A. Salem, *Sustainable Materials and Technologies*, 2023, **35**, e00576.



- 52 S. Saxena, M. Johnson, F. Dixit, K. Zimmermann, S. Chaudhuri, F. Kaka and B. Kandasubramanian, *Renewable and Sustainable Energy Reviews*, 2023, **178**, 113238.
- 53 A. Adel, *Smart Cities*, 2023, **6**, 2742–2782.
- 54 H. Alliou and Y. Mourdi, *Sensors*, 2023, **23**, 8015.
- 55 D. Karnaushenko, T. Kang, V. K. Bandari, F. Zhu and O. G. Schmidt, *Advanced Materials*, 2020, **32**, 1902994.
- 56 C. H. Rao, K. Avinash, B. K. S. V. L. Varaprasad and S. Goel, *J Electron Mater*, 2022, **51**, 2747–2765.
- 57 Q. Hua and G. Shen, *Chem Soc Rev*, 2024, **53**, 1316–1353.
- 58 D. Jayachandran, N. U. Sakib and S. Das, *Nature Reviews Electrical Engineering 2024 1:5*, 2024, **1**, 300–316.
- 59 T. D. Ngo, A. Kashani, G. Imbalzano, K. T. Q. Nguyen and D. Hui, *Compos B Eng*, 2018, **143**, 172–196.
- 60 Y. Qin, A. Brockett, Y. Ma, A. Razali, J. Zhao, C. Harrison, W. Pan, X. Dai and D. Loziak, *The International Journal of Advanced Manufacturing Technology*, 2010, **47**, 821–837.
- 61 L. Wang, Z. Yi, Y. Zhao, Y. Liu and S. Wang, *Chem Soc Rev*, 2023, **52**, 795–835.
- 62 H. Chen, L. Guo, W. Zhu and C. Li, *Polymers (Basel)*, 2022, **14**, 4635.
- 63 G. L. Samuel, L. Kong, Y. Arcot and P. Pandit, *Materials Horizons: From Nature to Nanomaterials*, 2022, 361–402.
- 64 C.-Y. Kang and Y.-S. Su, *Micromachines (Basel)*, 2022, **13**, 1534.
- 65 S. Lee, J. Kim, H. Kwon, D. Son, I. S. Kim and J. Kang, *Nano Energy*, 2023, **110**, 108379.
- 66 H. Liu, D. Liu, J. Yang, H. Gao and Y. Wu, *Small*, 2023, **19**, 2206938.
- 67 Z. Cao, Y. Bian, T. Hu, Y. Yang, Z. Cui, T. Wang, S. Yang, X. Weng, R. Liang and C. Tan, *Journal of Materiomics*, , DOI:10.1016/j.jmat.2023.02.016.
- 68 S. Liu, Z. Hou, L. Lin, Z. Li and H. Sun, *Adv Funct Mater*, 2023, 2211280.
- 69 L. S. De Vasconcelos, R. Xu, Z. Xu, J. Zhang, N. Sharma, S. R. Shah, J. Han, X. He, X. Wu, H. Sun, S. Hu, M. Perrin, X. Wang, Y. Liu, F. Lin, Y. Cui and K. Zhao, *Chem Rev*, 2022, **122**, 13043–13107.
- 70 R. Zhang, J. Jiang and W. Wu, *Small Struct*, 2022, **3**, 2100120.
- 71 Z. Dong, Q. He, D. Shen, Z. Gong, D. Zhang, W. Zhang, T. Ono and Y. Jiang, *Microsyst Nanoeng*, 2023, **9**, 31.
- 72 S. Scott and Z. Ali, *Micromachines (Basel)*, 2021, **12**, 319.
- 73 W. Pang, X. Cheng, H. Zhao, X. Guo, Z. Ji, G. Li, Y. Liang, Z. Xue, H. Song, F. Zhang, Z. Xu, L. Sang, W. Huang, T. Li and Y. Zhang, *Natl Sci Rev*, 2020, **7**, 342–354.
- 74 H. Wang, J. Ma, Y. Yang, M. Gong and Q. Wang, *Micromachines 2023, Vol. 14, Page 1149*, 2023, **14**, 1149.
- 75 Z. Chen, J. Zhang, S. Wang and C. P. Wong, *Fundamental Research*, , DOI:10.1016/J.FMRE.2023.04.014.
- 76 J. E. Payne, P. Nyholm, R. Beazer, J. Eddy, H. Stevenson, B. Ferguson, S. Schultz and G. N. Nielson, *Scientific Reports 2024 14:1*, 2024, **14**, 1–10.
- 77 K. Takahashi, Y. Taguchi, M. Tomisaka, H. Yonemura, M. Hoshino, M. Ueno, Y. Egawa, Y. Nemoto, Y. Yamaji, H. Terao, M. Umemoto, K. Kameyama, A. Suzuki, Y. Okayama, T. Yonezawa and K. Kondo, *Proceedings - Electronic Components and Technology Conference*, 2004, **1**, 601–609.
- 78 S. Zhang, Z. Li, H. Zhou, R. Li, S. Wang, K. W. Paik and P. He, *e-Prime - Advances in Electrical Engineering, Electronics and Energy*, 2022, **2**, 100052.
- 79 M. A. Butt, C. Tyszkiewicz, M. Karasiński Paweł and Zięba, A. Kaźmierczak, M. Zdończyk, Ł. Duda, M. Guzik, J. Olszewski, T. Martynkien, A. Bachmatiuk and R. Piramidowicz, *Materials*, 2022, **15**, 4591.
- 80 P. Lan, R. Gheisari, J. L. Meyer and A. A. Polycarpou, *International Journal of Precision Engineering and Manufacturing*, 2020, **21**, 1025–1034.
- 81 S. S. Ba Hashwan, M. H. M. Khir, I. M. Nawi, M. R. Ahmad, M. Hanif, F. Zahoor, Y. Al-Douri, A. S. Algamili, U. I. Bature, S. S. Alabsi, M. O. B. Sabbea and M. Junaid, *Discover Nano*, 2023, **18**, 25.
- 82 H. Hamed, M. Eldiasty, S.-M. Seyedi-Sahebari and J. D. Abou-Ziki, *Materials Today*, 2023, **66**, 194–220.
- 83 Y. Pandey and S. P. Singh, *Journal of The Institution of Engineers (India): Series B*, 2023, 1–12.
- 84 H. Hamed, M. Eldiasty, S.-M. Seyedi-Sahebari and J. D. Abou-Ziki, *Materials Today*, 2023, **66**, 194–220.
- 85 J. X. J. Zhang, Springer, Cham, 2023, pp. 31–96.
- 86 K. R. Sinju, B. K. Bhangare, S. J. Patil, N. S. Ramgir, A. K. Debnath and D. K. Aswal, in *Nanotechnology-Based E-noses*, Elsevier, 2023, pp. 101–124.
- 87 X. Guo, Z. Xue and Y. Zhang, *NPG Asia Mater*, 2019, **11**, 29.
- 88 M. Huff, *Micromachines (Basel)*, 2021, **12**, 991.
- 89 X. Guo, Z. Xue and Y. Zhang, *NPG Asia Mater*, 2019, **11**, 29.



- 90 S. Jambhulkar, D. Ravichandran, Y. Zhu, V. Thippanna, A. Ramanathan, D. Patil, N. Fonseca, S. V. Thummalapalli, B. Sundaravadivelan, A. Sun, W. Xu, S. Yang, A. M. Kannan, Y. Golan, J. Lancaster, L. Chen, E. B. Joyee and K. Song, *Small*, 2023, 2306394.
- 91 Z. Wan, H. Liu, Y. Zheng, Y. Ma, K. Liu, X. Zhou, C. Liu, K. Liu and E. Wang, *Adv Funct Mater*, 2023, 2303519.
- 92 K. Ariga, *Chemistry of Materials*, 2023, **35**, 5233–5254.
- 93 K. Singh, A. Thakur, A. Awasthi and A. Kumar, *Journal of Materials Science: Materials in Electronics*, 2020, **31**, 13158–13166.
- 94 K. Singh, M. Kaur, I. Chauhan, A. Awasthi, M. Kumar, A. Thakur and A. Kumar, *Ceram Int*, 2020, **46**, 26233–26237.
- 95 K. Singh, M. Kaur, I. Chauhan, H. Singh, A. Awasthi, M. Kumar, A. Thakur and A. Kumar, *Journal of Materials Science: Materials in Electronics*, 2021, **32**, 5556–5566.
- 96 N. Singh, R. Agarwal, A. Awasthi, P. K. Gupta and S. K. Mittal, *Atmos Environ*, 2010, **44**, 1292–1300.
- 97 A. Awasthi, B. Sen Wu, C. N. Liu, C. W. Chen, S. N. Uang and C. J. Tsai, *Mapan - Journal of Metrology Society of India*, 2013, **28**, 205–215.
- 98 J. Allison, *Appl Therm Eng*, 2017, **114**, 1498–1506.
- 99 A. Biswas, S. Latha, R. Gupta, D. K. Avasthi and S. N. Paul, *J Appl Phys*, 2002, **91**, 4922–4927.
- 100 M. Haji Bashi, L. De Tommasi, A. Le Cam, L. S. Relaño, P. Lyons, J. Mundó, I. Pandelieva-Dimova, H. Schapp, K. Loth-Babut, C. Egger, M. Camps, B. Cassidy, G. Angelov and C. E. Stancioff, *Renewable and Sustainable Energy Reviews*, 2023, **172**, 113055.
- 101 M. Azimian, R. Habibifar, V. Amir, E. Shirazi, M. S. Javadi, A. E. Nezhad and S. Mohseni, *IEEE Access*, 2023, **11**, 72050–72069.
- 102 A. Kumar, N. Gupta, A. Jain, R. Gupta, B. Choudhary, K. Kumar, A. K. Goyal and Y. Massoud, *Memories - Materials, Devices, Circuits and Systems*, 2023, **6**, 100087.
- 103 R. Gupta, R. Singh, A. Gehlot, S. V. Akram, N. Yadav, R. Brajpuriya, A. Yadav, Y. Wu, H. Zheng, A. Biswas, E. Suhir, V. S. Yadav, T. Kumar and A. S. Verma, *Nanoscale*, 2023, **15**, 4682–4693.
- 104 Z. Chai, A. Childress and A. A. Busnaina, *ACS Nano*, 2022, **16**, 17641–17686.
- 105 M. Mastrangeli, S. Abbasi, C. Varel, C. Van Hoof, J.-P. Celis and K. F. Böhringer, *Journal of Micromechanics and Microengineering*, 2009, **19**, 083001.
- 106 E. Arzt, H. Quan, R. M. McMeeking and R. Hensel, *Prog Mater Sci*, 2021, **120**, 100823.
- 107 V. Harish, M. M. Ansari, D. Tewari, A. B. Yadav, N. Sharma, S. Bawarig, M. L. García-Betancourt, A. Karatutlu, M. Bechelany and A. Barhoum, *J Taiwan Inst Chem Eng*, 2023, **149**, 105010.
- 108 J. Ni, A. Dai, Y. Yuan, L. Li and J. Lu, *Matter*, 2020, **2**, 1366–1376.
- 109 Z. Wang, Y. Chen, Y. Zhou, J. Ouyang, S. Xu and L. Wei, *Nanoscale Adv*, 2022, **4**, 4237–4257.
- 110 Y. Li, J. Qu, F. Li, Z. Qu, H. Tang, L. Liu, M. Zhu and O. G. Schmidt, *Nano Materials Science*, 2021, **3**, 140–153.
- 111 J. Feng, D. Zheng, X. Gao, W. Que, W. Shi, W. Liu, F. Wu and X. Cao, *Front Energy Res*, , DOI:10.3389/FENRG.2020.00210.
- 112 S. Rajagopal, R. Pulapparambil Vallikkattil, M. Mohamed Ibrahim and D. G. Veleev, *Condensed Matter 2022, Vol. 7, Page 6*, 2022, **7**, 6.
- 113 F. Li, A. Hu, X. Zhao, T. Wu, W. Chen, T. Lei, Y. Hu, M. Huang and X. Wang, *J Mater Chem A Mater*, 2022, **10**, 14051–14059.
- 114 P. Zhang, F. Wang, M. Yu, X. Zhuang and X. Feng, *Chem Soc Rev*, 2018, **47**, 7426–7451.
- 115 W. Liu, *Nanostructured Materials for Next-Generation Energy Storage and Conversion*, 2019, 205–262.
- 116 D. Karnaushenko, T. Kang, V. K. Bandari, F. Zhu and O. G. Schmidt, *Advanced Materials*, 2020, **32**, 1902994.
- 117 H. Hassanin, G. Sheikholeslami, P. Sareh and R. B. Ishaq, *Adv Eng Mater*, 2021, **23**, 2100422.
- 118 X. Guo, Z. Xue and Y. Zhang, *NPG Asia Mater*, 2019, **11**, 29.
- 119 G. Liu, X. Zhang, X. Chen, Y. He, L. Cheng, M. Huo, J. Yin, F. Hao, S. Chen, P. Wang, S. Yi, L. Wan, Z. Mao, Z. Chen, X. Wang, Z. Cao and J. Lu, *Materials Science and Engineering: R: Reports*, 2021, **145**, 100596.
- 120 S. C. Ligon, R. Liska, J. Stampfl, M. Gurr and R. Mülhaupt, *Chem Rev*, 2017, **117**, 10212–10290.
- 121 C. Park, B. Lee, J. Kim, H. Lee, J. Kang, J. Yoon, J. Ban, C. Song and S. J. Cho, *Polymers (Basel)*, 2022, **14**, 1232.
- 122 T. van Manen, S. Janbaz and A. A. Zadpoor, *Mater Horiz*, 2017, **4**, 1064–1069.



- 123 Z. Chen, Z. Li, J. Li, C. Liu, C. Lao, Y. Fu, C. Liu, Y. Li, P. Wang and Y. He, *J Eur Ceram Soc*, 2019, **39**, 661–687.
- 124 J. Sun, J. Hensel, M. Köhler and K. Dilger, *J Manuf Process*, 2021, **65**, 97–111.
- 125 A. Mostafaei, A. M. Elliott, J. E. Barnes, F. Li, W. Tan, C. L. Cramer, P. Nandwana and M. Chmielus, *Prog Mater Sci*, 2021, **119**, 100707.
- 126 S. Siddiqui, S. Surananai, K. Sainath, M. Zubair Khan, R. Raja Pandiyan Kuppusamy and Y. Kempaiah Suneetha, *Eur Polym J*, 2023, **196**, 112298.
- 127 J. Ahn, J.-H. Ha, Y. Jeong, Y. Jung, J. Choi, J. Gu, S. H. Hwang, M. Kang, J. Ko, S. Cho, H. Han, K. Kang, J. Park, S. Jeon, J.-H. Jeong and I. Park, *Nat Commun*, 2023, **14**, 833.
- 128 X. Guo, Z. Xue and Y. Zhang, *NPG Asia Mater*, 2019, **11**, 29.
- 129 P. Zhang, F. Wang, M. Yu, X. Zhuang and X. Feng, *Chem Soc Rev*, 2018, **47**, 7426–7451.
- 130 A. Dalal, M. Mishra, S. Chakrabarti, R. K. Gupta and A. Mondal, *Vacuum*, 2022, **201**, 111115.
- 131 C. Sheng, X. Dong, Y. Zhu, X. Wang, X. Chen, Y. Xia, Z. Xu, P. Zhou, J. Wan and W. Bao, *Adv Funct Mater*, 2023, 2304778.
- 132 D. Karnaushenko, T. Kang, V. K. Bandari, F. Zhu and O. G. Schmidt, *Advanced Materials*, 2020, **32**, 1902994.
- 133 G. De Pasquale, *Micromachines (Basel)*, 2021, **12**, 1374.
- 134 S. Preetam, B. K. Nahak, S. Patra, D. C. Toncu, S. Park, M. Syväjärvi, G. Orive and A. Tiwari, *Biosens Bioelectron X*, 2022, **10**, 100106.
- 135 C. J. Taylor, A. Pomberger, K. C. Felton, R. Grainger, M. Barecka, T. W. Chamberlain, R. A. Bourne, C. N. Johnson and A. A. Lapkin, *Chem Rev*, 2023, **123**, 3089–3126.
- 136 C. Gu, A. B. Jia, Y. M. Zhang and S. X. A. Zhang, *Chem Rev*, 2022, **122**, 14679–14721.
- 137 S. B. Joseph, E. G. Dada, A. Abidemi, D. O. Oyewola and B. M. Khammas, *Heliyon*, 2022, **8**, e09399.
- 138 C. Gu, A. B. Jia, Y. M. Zhang and S. X. A. Zhang, *Chem Rev*, 2022, **122**, 14679–14721.
- 139 A. Amiri, A. Bruno and A. A. Polycarpou, *Carbon Energy*, 2023, **5**, e320.
- 140 P. Manickam, S. A. Mariappan, S. M. Murugesan, S. Hansda, A. Kaushik, R. Shinde and S. P. Thipperudraswamy, *Biosensors (Basel)*, 2022, **12**, 562.
- 141 A. Uddin, K. Milaninia, C.-H. Chen and L. Theogarajan, *IEEE Trans Compon Packaging Manuf Technol*, 2011, **1**, 1996–2004.
- 142 H. Wang, J. Ma, Y. Yang, M. Gong and Q. Wang, *Micromachines (Basel)*, 2023, **14**, 1149.
- 143 P. Gadfort and P. D. Franzon, in *2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems*, IEEE, 2009, pp. 37–40.
- 144 A. Wali and S. Das, *Adv Funct Mater*, 2023, 2308129.
- 145 T. Ohba, K. Sakui, S. Sugatani, H. Ryoson and N. Chujo, *Electronics (Basel)*, 2022, **11**, 236.
- 146 Z. Chen, J. Zhang, S. Wang and C.-P. Wong, *Fundamental Research*, DOI:10.1016/j.fmre.2023.04.014.
- 147 J. Wang, F. Duan, Z. Lv, S. Chen, X. Yang, H. Chen and J. Liu, *Applied Sciences 2023, Vol. 13, Page 8301*, 2023, **13**, 8301.
- 148 C. M. Didier, A. Kundu, D. DeRoo and S. Rajaraman, *Journal of Micromechanics and Microengineering*, 2020, **30**, 103001.
- 149 S. Kumar and K. M. Gangawane, *Advanced Computational Approaches for Water Treatment*, 2023, 61–77.
- 150 Z. S. Siwy, M. L. Bruening and S. Howorka, *Chem Soc Rev*, 2023, **52**, 1983–1994.
- 151 H. S. Khoo, C. Lin, S.-H. Huang and F.-G. Tseng, *Micromachines (Basel)*, 2011, **2**, 17–48.
- 152 D. Karnaushenko, T. Kang, V. K. Bandari, F. Zhu and O. G. Schmidt, *Advanced Materials*, 2020, **32**, 1902994.
- 153 H. Li, H. Liu, M. Sun, Y. Huang and L. Xu, *Advanced Materials*, 2021, **33**, 2004425.
- 154 D. Karnaushenko, T. Kang and O. G. Schmidt, *Adv Mater Technol*, 2019, **4**, 1800692.
- 155 N. P. Dharmarajan, D. Vidyasagar, J.-H. Yang, S. N. Talapaneni, J. Lee, K. Ramadass, G. Singh, M. Fawaz, P. Kumar and A. Vinu, *Advanced Materials*, 2023, 2306895.
- 156 H. Liu, Y. Yao and P. Samori, *Small Methods*, 2023, **7**, 2300468.
- 157 A. Biswas, S. Lotha, R. Gupta, D. K. Avasthi and S. N. Paul, *J Appl Phys*, 2002, **91**, 4922–4927.
- 158 A. Biswas, R. Gupta, N. Kumar, D. K. Avasthi, J. P. Singh, S. Lotha, D. Fink, S. N. Paul and S. K. Bose, *Appl Phys Lett*, 2001, **78**, 4136–4138.
- 159 A. Biswas, D. K. Avasthi, D. Fink, J. Kanzow, U. Schürmann, S. J. Ding, O. C. Aktas, U. Saeed, V. Zaporozhtchenko, F. Faupel, R. Gupta and N. Kumar, *Nucl Instrum Methods Phys Res B*, 2004, **217**, 39–50.
- 160 P. Cai, C. Wang, H. Gao and X. Chen, *Advanced Materials*, 2021, **33**, 2007977.



- 161 P. Zhang, S. Yang, H. Xie, Y. Li, F. Wang, M. Gao, K. Guo, R. Wang and X. Lu, *ACS Nano*, 2022, **16**, 17593–17612.
- 162 Y. Li, S. Xiao, T. Qiu, X. Lang, H. Tan, Y. Wang and Y. Li, *Energy Storage Mater*, 2022, **45**, 741–767.
- 163 N. Nandihalli, C.-J. Liu and T. Mori, *Nano Energy*, 2020, **78**, 105186.
- 164 N. Nandihalli, C.-J. Liu and T. Mori, *Nano Energy*, 2020, **78**, 105186.
- 165 A. K. Aliyana and G. Stylios, *Advanced Science*, 2023, **10**, 2304232.
- 166 O. D. Abodunrin, K. El Mabrouk and M. Bricha, *J Mater Chem B*, 2023, **11**, 955–973.
- 167 J. Zhang, Y. Wang, B. J. Rodriguez, R. Yang, B. Yu, D. Mei, J. Li, K. Tao and E. Gazit, *Chem Soc Rev*, 2022, **51**, 6936–6947.
- 168 S. Bernabé, T. Tekin, B. Sirbu, J. Charbonnier, P. Grosse and M. Seyfried, in *Integrated Nanophotonics*, Wiley, 2023, pp. 1–52.
- 169 T. Chaloun, S. Brandl, N. Ambrosius, K. Kröhnert, H. Maune and C. Waldschmidt, *IEEE Journal of Microwaves*, 2023, **3**, 783–799.
- 170 U. Matthew, J. Kazaure and N. Okafor, *EAI Endorsed Transactions on Cloud Systems*, 2018, **7**, 169173.
- 171 T. E. Kazior, *Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences*, 2014, **372**, 20130105.
- 172 Y. Li and D. Goyal, *Springer Series in Advanced Microelectronics*, 2021, **64**, 1–16.
- 173 Y. Liu, *Microelectronics Reliability*, 2010, **50**, 514–521.
- 174 B. Wu and A. Kumar, *Appl Phys Rev*, 2014, **1**, 11104.
- 175 Y. Liu, *Microelectronics Reliability*, 2010, **50**, 514–521.
- 176 S. Rouf, A. Raina, M. Irfan Ul Haq, N. Naveed, S. Jeganmohan and A. Farzana Kichloo, *Advanced Industrial and Engineering Polymer Research*, 2022, **5**, 143–158.
- 177 A. Jandyal, I. Chaturvedi, I. Wazir, A. Raina and M. I. Ul Haq, *Sustainable Operations and Computers*, 2022, **3**, 33–42.
- 178 M. M. Shulaker, G. Hills, R. S. Park, R. T. Howe, K. Saraswat, H.-S. P. Wong and S. Mitra, *Nature*, 2017, **547**, 74–78.
- 179 J. Y. Kim, X. Ju, K. W. Ang and D. Chi, *ACS Nano*, 2023, **17**, 1831–1844.
- 180 A. Darwish and A. E. Hassanien, *Sensors*, 2011, **11**, 5561–5595.
- 181 A. Passian and N. Imam, *Sensors*, 2019, **19**, 4048.
- 182 M. Azlin, R. Ilyas, M. Zuhri, S. Sapuan, M. Harussani, S. Sharma, A. Nordin, N. Nurazzi and A. Afiqah, *Polymers (Basel)*, 2022, **14**, 180.
- 183 M. Tan, J. Xu, S. Liu, J. Feng, H. Zhang, C. Yao, S. Chen, H. Guo, G. Han, Z. Wen, B. Chen, Y. He, X. Zheng, D. Ming, Y. Tu, Q. Fu, N. Qi, D. Li, L. Geng, S. Wen, F. Yang, H. He, F. Liu, H. Xue, Y. Wang, C. Qiu, G. Mi, Y. Li, T. Chang, M. Lai, L. Zhang, Q. Hao and M. Qin, *Frontiers of Optoelectronics*, 2023, **16**, 1.
- 184 D. Bhattacharya and N. K. Jha, *Advances in Electronics*, 2014, **2014**, 1–21.
- 185 S. Bhukya and B. R. Nistala, *Microelectronics J*, 2023, **139**, 105907.
- 186 P. Raut, U. Nanda and D. K. Panda, *ECS Journal of Solid State Science and Technology*, 2023, **12**, 031010.
- 187 A. Navaneetha and K. Bikshalu, *Electronics (Basel)*, 2023, **12**, 1407.
- 188 M. Pons, E. Valenzuela, B. Rodríguez, J. A. Nolzaco-Flores and C. Del-Valle-Soto, *Sensors*, 2023, **23**, 3876.
- 189 K. Pahlavan and P. Krishnamurthy, *Int J Wirel Inf Netw*, 2021, **28**, 3–19.
- 190 A. Darwish and A. E. Hassanien, *Sensors*, 2011, **11**, 5561–5595.
- 191 M.-F. Lai, S.-W. Li, J.-Y. Shih and K.-N. Chen, *Microelectron Eng*, 2011, **88**, 3282–3286.
- 192 P. Sethi and S. R. Sarangi, *Journal of Electrical and Computer Engineering*, 2017, **2017**, 1–25.
- 193 J. Jeong, D.-M. Geum and S. Kim, *Electronics (Basel)*, 2022, **11**, 3013.
- 194 S. Phuyal, D. Bista and R. Bista, *Sustainable Futures*, 2020, **2**, 100023.
- 195 M. Majid, S. Habib, A. R. Javed, M. Rizwan, G. Srivastava, T. R. Gadekallu and J. C.-W. Lin, *Sensors*, 2022, **22**, 2087.
- 196 Y. Chen, *Engineering*, 2017, **3**, 588–595.
- 197 P. Ekaterina, V. Peter, D. Smirnova, C. Vyacheslav and B. Ilya, *Sci Rep*, 2023, **13**, 10561.
- 198 J. Miya, S. Raj, M. A. Ansari, S. Kumar and R. Kumar, in *6G Enabled Fog Computing in IoT*, Springer Nature Switzerland, Cham, 2023, pp. 355–394.
- 199 M. M. Aslam, L. Du, X. Zhang, Y. Chen, Z. Ahmed and B. Qureshi, *Wirel Commun Mob Comput*, 2021, **2021**, 1–18.



- 200 P. Gupta, C. Krishna, R. Rajesh, A. Ananthkrishnan, A. Vishnuvardhan, S. S. Patel, C. Kapruan, S. Brahmabhatt, T. Kataray, D. Narayanan, U. Chadha, A. Alam, S. K. Selvaraj, B. Karthikeyan, R. Nagalakshmi and V. Chandramohan, *International Journal on Interactive Design and Manufacturing*, 2022, 1–23.
- 201 L. Haghnegahdar, S. S. Joshi and N. B. Dahotre, *International Journal of Advanced Manufacturing Technology*, 2022, **119**, 1461–1478.
- 202 L. M. S. do Nascimento, L. V. Bonfati, M. L. B. Freitas, J. J. A. Mendes Junior, H. V. Siqueira and S. L. Stevan, *Sensors*, 2020, **20**, 4063.
- 203 C. LÉCUYER, *Enterp Soc*, 2022, **23**, 133–163.
- 204 J. Wu, Y.-L. Shen, K. Reinhardt, H. Szu and B. Dong, *Applied Computational Intelligence and Soft Computing*, 2013, **2013**, 1–13.
- 205 N. Margalit, C. Xiang, S. M. Bowers, A. Bjorlin, R. Blum and J. E. Bowers, *Appl Phys Lett*, , DOI:10.1063/5.0050117/150902/PERSPECTIVE-ON-THE-FUTURE-OF-SILICON-PHOTONICS-AND.
- 206 C. Lian, C. Vagionas, T. Alexoudi, N. Pleros, N. Youngblood and C. Ríos, *Nanophotonics*, 2022, **11**, 3823–3854.
- 207 T. B. Taha, A. A. Barzinjy, F. H. S. Hussain and T. Nurtayeva, *Memories - Materials, Devices, Circuits and Systems*, 2022, **2**, 100011.
- 208 H. Byun, J. Bok, K. Cho, K. Cho, H. Choi, J. Choi, S. Choi, S. Han, S. Hong, S. Hyun, T. J. Jeong, H.-C. Ji, I.-S. Joe, B. Kim, D. Kim, J. Kim, J.-K. Kim, K. Kim, S.-G. Kim, D. Kong, B. Kuh, H. Kwon, B. Lee, H. Lee, K. Lee, S. Lee, K. Na, J. Nam, A. Nejadmalayeri, Y. Park, S. Parmar, J. Pyo, D. Shin, J. Shin, Y. Shin, S.-D. Suh, H. Yoon, Y. Park, J. Choi, K.-H. Ha and G. Jeong, *Photonics Res*, 2014, **2**, A25.
- 209 M. A. Butt, *Encyclopedia*, 2023, **3**, 824–838.

