

Exploring the practical efficiency limit of silicon solar cells using thin solar-grade substrates

Journal:	Journal of Materials Chemistry A		
Manuscript ID	TA-ART-05-2020-004575.R1		
Article Type:	Paper		
Date Submitted by the Author:	12-Jul-2020		
Complete List of Authors:	Rodrigues Augusto, Andre Filipe; Arizona State University, School of Electrical, Computer and Energy Engineering Karas, Joseph; Arizona State University, School for Engineering of Matter, Transport and Energy Balaji, Pradeep; Arizona State University, School for Engineering of Matter, Transport and Energy Bowden, Stuart; Arizona State University, School of Electrical, Computer and Energy Engineering King, Richard; Arizona State University, School of Electrical, Computer and Energy Engineering		



Exploring the practical efficiency limit of silicon solar cells using thin solar-grade substrates

A. Augusto¹, J. Karas², P. Balaji², S. G. Bowden¹, R. R. King¹

School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, Arizona, 85281, USA

School for Engineering of Matter, Transport and Energy, Arizona State University, Tempe, Arizona, 85281, USA

Abstract

Multiple silicon solar cell technologies have surpassed or are close to surpassing 26% efficiency. Dielectric and amorphous silicon-based passivation layers combined with minimal metal/silicon contact areas were responsible for reducing the surface saturation current density below 3 fAcm⁻². At open-circuit, in passivated contact solar cells, the recombination is mainly from fundamental mechanisms (Auger and radiative) representing over 3/4 of the total recombination. At the maximum power point, the fundamental recombination fraction can drop to half, as surface and bulk Shockley-Read-Hall step in. As a result, to further increase the performance at the operating point, it is paramount to reduce the bulk dependence and secure proper surface passivation. Bulk recombination can be mitigated either by reducing bulk defect density or by reducing the wafer thickness. We demonstrate that for commercially-viable solar-grade silicon, thinner wafers and surface saturation current densities below 1 fAcm⁻², are required to significantly increase the practical efficiency limit of solar cells up to 0.6% absolute. For a high-quality n-type bulk silicon minority-carrier lifetime of 10 ms, the optimum wafer thickness range is 40-60 µm, a very different value from 110 µm previously calculated assuming undoped substrates and solely Auger and radiative recombination. In this thickness range surface saturation current densities near 0.1 fAcm- 2 are required to narrow the gap towards the fundamental efficiency limit. We experimental demonstrate surface saturation currents below 0.5 fAcm⁻² on pi/CZ/in structures across different wafer thicknesses (35-170 µm), with potential to reach open-circuit voltages close to 770 mV and bandgap-voltage offsets near 350 mV. Finally, we use the bandgap-voltage offset as a metric to compare the quality of champion experimental solar cells in the literature, for the most commercially-relevant photovoltaic cell absorbers and architectures.

Index Terms — surface passivation, thickness, lifetime, solar cells, silicon, heterojunction, passivated contacts, bandgap-voltage offset

1. Introduction

In the last few years silicon-based solar cells have accomplished several important milestones. Efficiencies over 26% were reported for two different cell architectures [1][2], open-circuit voltages, V_{OC}, over 760 mV were experimentally demonstrated [3], and bandgap-voltage offsets at open-circuit, W_{OC}, for silicon are now comparable to high-performance direct-bandgap materials [4]. These remarkable achievements were possible due to outstanding surface passivation properties of passivated-contact solar cells. Saturation current densities from the surface component of recombination, J_{0S} [5], below 3 fAcm⁻³ enabled fill-factors, FF, above 83% and V_{OC} over 740 mV [1]. The V_{OC} is primarily shaped by bulk Auger and surface recombination. As we approach the lower minority-carrier injection levels near the maximum power point (MPP) as opposed to open-circuit conditions, surface and bulk Shockley-Read-Hall (SRH) recombination become increasingly important [6]. The theoretical efficiency limit of silicon solar cells is calculated considering the fundamental recombination mechanisms (Auger and radiative in the bulk) [7][8] and Lambertian light trapping limits [9]. A recent assessment [8] indicates the ideal cell should be manufactured on undoped 110-µm-thick Si wafers, giving a calculated maximum efficiency of 29.43%. The highest measured efficiency for a silicon solar cell to date is 26.7% [1][10], and previous work by this group [11] identifies 27.1% as the practical efficiency limit for their current silicon heterojunction - interdigitated back contact (SHJ-IBC) technology. These calculations assume a 165- μ m-thick bulk wafer with 3 Ω cm resistivity (1.549 x 10¹⁵ cm⁻³ n-type doping concentration), extrinsic minority-carrier lifetime (from surface and bulk SRH) close to 11 ms, and a J_{0S} of 0.9 fAcm⁻². The efficiency limit assuming only fundamental recombination mechanisms for those cells was estimated to be 29.1%. The gap between the fundamental and the practical efficiency limit is due to resistive, optical and non-fundamental recombination losses. Together, the surface and bulk SRH recombination represent 35% of the total losses. The bulk SRH contribution to the losses can be mitigated either by improving the bulk quality or by reducing wafer thickness.

The open-circuit voltage of a solar cell is largely defined by the total recombination rate in the cell and by its bandgap. The V_{OC} varies greatly across different photovoltaic materials as their energy bandgaps change. The W_{OC} is a valuable metric to compare the quality of experimental solar cells manufactured from different absorber materials because it removes much of the bandgap dependence [4]. The W_{OC} is defined as:

$$W_{\rm OC} \equiv \frac{E_{\rm g}}{q} - V_{\rm OC} \tag{1}$$

where E_g is the energy bandgap and q the elementary charge. The lower the value of W_{OC} , the lower the recombination and the better the device. The current record silicon solar cell [1] has a W_{OC} of 383 mV, assuming a bandgap of 1.121 eV, according with Eq. 1 The best W_{OC} reported at one sun (0.100 W/cm²) was measured on a thin gallium arsenide (GaAs) solar cell with a rear reflector for photon recycling [10], with a W_{OC} of 293 mV, assuming a bandgap of 1.42 eV. In order to decrease further the W_{OC} it is necessary to reduce the overall recombination in the solar cell. Thinner wafers are attractive because they have the potential to decrease the cost while improving the performance of solar cells [6][12][13]. In a recent technoeconomic study on thin silicon [14], the authors predict that 50 µm-thick wafers could potentially reduce manufacturing capex (capital expenditure) by 48%, module cost by 28%, and LCOE (levelized cost of electricity)

by 24%. Solar cells formed from thinner wafers are more bulk-defect tolerant but are controlled much more by surface recombination [6]. The present state-of-the-art for surface passivation may not presently be sufficient to narrow the gap between practical cells and the intrinsic efficiency limit. Nevertheless, recent results accomplished in passivated contact solar cells with very low surface saturation currents show a path to future improvements.

In this work, we study how the wafer thickness combined with different surface passivation conditions impacts the performance of solar cells manufactured on commercially-relevant, long-lifetime silicon wafers. We quantify the contribution of each recombination mechanism to determine the voltages at open-circuit and maximum-power injection levels. These results help to understand the limits on different solar cell architectures placed by surface passivation capability.

2. Surface passivation driving performance: a brief history

Superb surface passivation is the foundation of +20% efficiency silicon solar cells. In the 1980's teams in University of New South Wales (UNSW), Stanford University and Sanyo were developing the groundwork for today's passivated contact solar cells [15].

The UNSW team developed the Passivated Emitter and Rear Cell (PERC) family by combining the superior passivation advantages of SiO₂ [16], later generalized to other dielectrics such as silicon nitride (Si₃N₄) and aluminum oxide (Al₂O₃) and minimal contact surface between the metal and silicon. In this solar cell family, the Passivated Emitter Solar Cell (PESC) [17] was introduced first, followed by the Passivated Emitter and Rear Cell (PERC) and finally the Passivated Emitter Rear Locally-diffused (PERL) solar cell [18][19]. In the PESC the emitter was passivated with SiO₂ while retaining a full-coverage Al back-surface field (BSF) on the rear, attaining a V_{OC} of 669 mV. With the PERC design, the passivating oxide was used on the rear, and the V_{OC} increased by 30 mV. Finally, with the PERL design local doping was introduced reducing recombination at the metal-contacted regions on the back, and the metal/silicon surface area was further reduced. With the PERL, UNSW accomplished 25% conversion efficiency and V_{OC} of 706 mV [20]. The total saturation current density (J₀) of the record device was 50 fAcm⁻², of which 15 fAcm⁻² was due to the emitter. In commercial PERC cells with 20-22% efficiency the saturation currents are much higher. The total J_0 (emitter, metal contacts and rear surface) is on the order of 300 fAcm⁻² [18], the saturation current density due to the emitter J_{0e} is below 90 fAcm⁻² [19] [21], and the J_{0S} at passivated areas is close to 10 fAcm⁻² [21]. Efficiencies over 23% on PERC cells have been reported by large manufacturers [22][23], and emitters with saturation current densities below 35 fAcm⁻² were demonstrated with potential for commercial viability [24].

At Stanford University a solar cell research team developed an architecture in which the emitter and all the metal contacts were placed on the rear of the cell, the point-contact solar cell (PCSC) [25][26]. This structure was the predecessor of the commercial large-area interdigitated backcontact (IBC) cells developed and manufactured by SunPower [27]. SunPower solar cells together with silicon heterojunction (SHJ) cells from Panasonic [28], Kaneka [1], and Hanergy are the only architectures to demonstrate efficiencies >25% for commercial-size solar cells. The IBC architecture presents obvious advantages both in generation and surface passivation. By removing the metal contacts and the emitter from the front of the cell, the active area is increased, the blue response improves, and the surface passivation benefits from the lack of high recombination metal/silicon contact area. As a result the Stanford team was able to demonstrate open-circuit voltages over 700 mV from a very early date [30][31]. In the Sanyo (later Panasonic) approach, the emitter is not diffused but deposited as an amorphous silicon (a-Si) layer on top of crystalline silicon (c-Si), forming a silicon heterojunction [32][33][34]. The cell architecture is referred to as a Heterojunction with Intrinsic Thin-layer (HIT) cell, or more generally, as a silicon heterojunction (SHJ) cell. The wide-bandgap a-Si layer suppresses the minority-carrier concentration at the metal or transparent conductive oxide (TCO) contacts, which are highly recombination-active regions compared to the absorber [34]. A major breakthrough came with the introduction of a thin, wide-bandgap buffer layer of intrinsic (undoped) amorphous silicon separating the doped a-Si emitter from the c-Si wafer, dramatically reducing the minority-hole concentration at the highly defective interface with amorphous silicon [35]. As a result J_{0S} below 1 fAcm⁻² [3] [11] and voltages over 760 mV (implying a J_{0S} close to 0.1 fAcm⁻²) on 50 µm-thick structures [3] are possible, leading to W_{OC} values of 0.35 V, close to those in direct bandgap solar cells like GaAs or GaInP. The SHJ structure has demonstrated efficiencies close to 27% [1] over large-area solar cells (>179 cm²) and is particularly suitable for producing high-efficiency solar cells on thin wafers. The relatively large W_{OC} of the record silicon cell (>0.360 V) indicates that there is still room for further improvements.

The Stanford team also developed another powerful approach for passivated contacts in which carriers tunnel through a very thin silicon oxide layer to doped polycrystalline silicon, termed SIPOS (semi-insulating polycrystalline silicon: SiO_x, with x > 2), forming a carrier selective contact with very low surface recombination [36][37][38]. More recently teams in ISFH and Fraunhofer ISE have revived and further developed a similar selective contact structure using thin oxides [39] and doped polycrystalline silicon films. These structures have demonstrated surface passivation capabilities comparable with SHJ solar cells ($J_{0S} < 2$ fAcm⁻²), and efficiencies close to and over 26%. These efficiencies have so far been demonstrated for cells with areas of about 4 cm². Two distinguished examples are the IBC-POLO (POLycrystalline silicon on Oxide) [2] developed ISFH and the TOPCon (Tunnel Oxide Passivated Contact) [40] developed by Fraunhofer ISE.

3. Sample preparation

Silicon heterostructures were used as a testbed to measure lifetimes on samples with varying thickness and comparable J_{0S} values. The samples were prepared on 239 cm² commercial-grade ntype silicon Czochralski (CZ) wafers with 3-4.5 Ω cm resistivity (1.55 \times 10¹⁵ - 1 \times 10¹⁵ cm⁻³ n-type dopant concentration), <100> orientation, and initial thickness of 200 µm. The wafers were thinned down to different thicknesses (35-170 µm) and textured using alkaline chemical etching. The chemical thinning process was previously demonstrated to have produced high efficiency solar cells with good mechanical properties [41] [42]. After chemical cleaning, we deposited the intrinsic and doped hydrogenated amorphous silicon layers (a-Si:H) via Plasma Enhanced Chemical Vapor Deposition (PECVD), forming the p/i/n-CZ/i/n stack. The PECVD setup has a parallel plate configuration, where the gases used in the deposition were silane and hydrogen, paired with phosphine for n-type films and trimethylboron for p-type films. The thicknesses of the individual a-Si:H layers are between 6-8 nm. Plasma hydrogenation [43] is used during PECVD to improve chemical passivation in the interface by dangling bond saturation, reducing the density of defects at the crystalline silicon surface [44]. Effective minority-carrier lifetimes, implied V_{OC} and J_{0S} values were obtained for 25°C using the Sinton Instruments WCT-120 lifetime tester using quasi-steady-state photoconductance decay (QSSPC) [45]. The J_{0S} values were determined assuming the radiative [46] and Auger recombination parametrization of Richter et al. [47], and extracted using the method of Kane and Swanson [48]. The accuracy of the QSSPC measurement and details on the Richter parameterization are addressed in the Appendix section.

4. Discussion and Results

4.1. Background – Recombination Kinetics

To study how the surface and substrate thickness impact the performance of the solar cell we break the effective minority-carrier lifetime, τ_{eff} , into its component recombination mechanisms. The Auger and radiative recombination mechanisms which take place in the bulk were calculated using Richter parametrization [47], which includes the Schenk bandgap narrowing model [49] and injection-dependent radiative recombination [50]. Bulk SRH recombination was calculated using a standard SRH model with symmetric recombination parameters for electrons and holes and a single trap state in the middle of the bandgap. The surface recombination (also a SRH recombination mechanism) is calculated using the J_{0S} model proposed by McIntosh *et* al. [5].

In Fig. 1 we model the τ_{eff} for two structures with the same bulk and surface characteristics, *i.e.*, the same SRH bulk lifetime, $\tau_{b,SRH}$, and J_{0S} . The structures have different wafer thicknesses, *w*, of 170 µm and 40 µm.



Fig. 1. Effective minority-carrier lifetime model of structures on 170 μ m and 40 μ m-thick n-type wafers with bulk SRH lifetime of 10 ms and bulk resistivity of 3.55 Ω cm (1.3 × 10¹⁵ cm⁻³ dopant concentration), and total J_{0S} (from both surfaces) of 1 fAcm⁻². Each curve on the plot corresponds to a different recombination mechanism. The color bar represents the fraction of fundamental (Auger + radiative) recombination. The generation current was defined by the Lambertian light trapping limit for each thickness. The markers in the color bar indicate the fundamental recombination fraction at maximum power and open-circuit injections.

The effect of surface recombination on the bulk-normalized total recombination rate, $R_{rec} \equiv \Delta n / \tau_{eff}$ in units of cm⁻³s⁻¹, varies inversely with the substrate thickness, as described in:

$$\frac{\Delta n}{\tau_{eff}} = \frac{\Delta n}{\tau_{b,SRH}} + \frac{2S\Delta n}{w} + \frac{\Delta n}{\tau_{fund}}$$
(2)

where S is the surface recombination velocity, Δn is the excess electron density, which is equal to the excess hole density Δp . To account for bandgap narrowing at higher dopant concentrations or photogenerated carrier concentrations, we use the empirical expression from Richter et al. [47], see Appendix section. Note that τ_{fund} , where the subscript denotes fundamental recombination mechanisms (radiative and Auger), is the same as τ_{int} in Richter *et al.*, where these mechanisms are referred to as intrinsic recombination.

As a result of the dependence of total recombination rate R_{rec} on substrate thickness, described by Eq. 2, the structure with a thickness of 40 µm thickness shows higher effect of surface recombination on the total recombination rate (lower $\tau_{surf} \equiv w/2s$) than the one with 170 µm. The impact of the surface is mainly observed at the maximum power point injection level, where the fundamental recombination fraction (Auger and radiative), represented by the color bar in Fig. 1, becomes less dominant. At open-circuit (V_{OC}), the fundamental recombination fraction is over 90% for the thicker wafer and close to 80% for the thinner one. In contrast, at maximum power voltage (V_{MP}), surface and bulk SRH recombination have considerably higher impact, reducing the overall fundamental fraction to near 60% for the thicker cell and 50% for the thinner one, as shown in Fig. 2.



Fig. 2. Recombination fraction details for each recombination mechanism at V_{OC} and V_{MP} for 40 μ m and 170 μ m-thick samples.

In a semiconductor under steady-state illumination, the photogenerated current density J_{ph} minus the recombination current density, J_{rec} , of electron-hole pairs is balanced with any current density J being extracted (for instance through the terminals of a solar cell): $(J_{ph} - J_{rec}) = J$ and the photogenerated excess hole and electron concentrations are balanced as well, $\Delta p = \Delta n$. As a result, for a sample of thickness *w* we can write J_{rec} and J_{ph} as functions of the effective minority-carrier lifetime and the excess minority-carrier density [45]:

$$J_{\rm rec} = (J_{\rm ph} - J) = \frac{q \le \Delta n}{\tau_{\rm eff}}$$
(3)

The voltage in a solar cell in general depends on the product of electron, n, and hole, p, concentrations and can be written as:

$$V = \frac{kT}{q} \ln\left(\frac{np}{n_i^2}\right) = \frac{kT}{q} \ln\left(\frac{(n_0 + \Delta n)(p_0 + \Delta p)}{n_i^2}\right)$$
(4)

where n_i is the intrinsic carrier concentration, k the Boltzmann constant, and T is the temperature. For a solar cell under steady-state illumination and manufactured on n-type wafers with a dopant density N_D , the voltage can be written as:

$$V = \frac{kT}{q} \ln\left(\frac{\Delta n \left(N_D + \Delta n\right)}{n_i^2}\right)$$
(5)

For high doping densities, or high-injection conditions, where $\Delta n \gg N_D$, the intrinsic carrier concentration n_i can be replaced by the effective intrinsic carrier concentration, $n_{i,eff}$, to include the effect of bandgap narrowing, ΔE_g [49]:

$$n_{i,eff}^2 = n_i^2 \mathrm{e}^{\frac{\Delta E_g}{kT}} \tag{6}$$

Equation 5 can then be rewritten as function of wafer thickness and effective minority-carrier lifetime by applying Eq. 3:

$$V = \frac{kT}{q} \ln\left(\frac{(J_{ph} - J)\tau_{eff}(N_D + \Delta n)}{q w n_{i,eff}^2}\right)$$
(7)

In the high-injection (hi) regime, Eq. 7 can be simplified further, becoming independent of the base doping:

$$V_{hi} = \frac{kT}{q} \ln\left(\frac{(J_{ph} - J)\tau_{eff}\Delta n}{qw\,n_{i,eff}^2}\right)$$
(8)

The current density-voltage (J-V) curve is calculated using Eqs. 2 and 3, as a function of voltage [51]:

$$J(V) = J_{ph}(V) - J_{rec}(V) = J_{ph}(V) - q w R_{rec}(V)$$
(9)

The J_{ph} was determined assuming the Lambertian light-trapping limit described by Green [52], which increases the mean path-length for a light ray inside the cell of $4n_r^2 w$, where n_r is the refractive index of silicon. The AM1.5G spectrum at 25°C is assumed and normalized to an illumination intensity of 0.100 Wcm⁻². Note that J_{ph} also depends on the voltage via free carrier absorption, but weakly [51].

4.2. Experimental results and analysis

Thin solar cells can only perform closer to the fundamental limit if the J_{0S} decreases dramatically from the present state of the art. In Fig. 3 we show how efficiency varies with J_{0S} and cell thickness, and how bulk SRH impacts the performance. The bulk parameters were chosen to be representative of a high-performance material that is economically competitive for the industry, *i.e.*, Czochralski (CZ) n-type silicon with SRH bulk lifetime of 10 ms. We also consider high quality p-type material. The best efficiencies reported for p-type solar cells [2] were on float zone (FZ) silicon with bulk lifetimes over 3 ms. Standard p-type CZ wafers have bulk lifetimes in the 200-500 µs, in contrast with FZ material having typical lifetimes in the range of 2-5 ms. Through a hydrogenation process, substantial increases in the bulk minority carrier lifetime are observed for commercial-grade p-doped CZ wafers from 200–500 µs to over 1 ms. However, the passivation is reversible, and the passivated defects can be reactivated during the cell processing [53]. FZ silicon is not economically viable for large scale deployment in low-cost photovoltaics manufacturing. As a result, we consider an optimistic scenario for p-type CZ Si wafers with 1 ms SRH bulk lifetime. The dashed lines represent the case where the bulk SRH bulk lifetime is not considered (SRH bulk recombination assumed to be zero). If bulk SRH is not considered, the optimum thickness for the highest efficiencies near 29% is 100-110 µm. These thicknesses are close to the ones estimated for the fundamental limit considering only the fundamental mechanisms of Auger and radiative recombination [7][8]. However, if we take into account the typical bulk SRH lifetime of a commercially available high-performance n-type wafer, the optimum thickness range is much thinner, between 40 to 60 µm.



Fig. 3. Conversion efficiency of (left) n-type Si solar cells with bulk SRH lifetime of 10 ms and of (right) p-type Si solar cells with SRH bulk lifetime of 1 ms, as functions of wafer thickness and J_{0S} . The dashed lines take into account only surface recombination, and Auger and radiative recombination in the bulk. The solid lines (and the color map) take into account all recombination mechanisms, including bulk SRH lifetime. For the n-type solar cell the optimum thickness is 100 to 110 μ m when bulk SRH is disregarded and 40 to 60 μ m when it is considered, for the highest efficiencies. For the p-type solar cells, wafer thicknesses below 100 μ m are required to achieve efficiencies over 27%. The efficiency was calculated using the J-V relationship described by Eq. 9. The generation current is defined by the Lambertian light-trapping limit for each thickness, assuming the AM1.5G spectrum at 25°C and normalized to an illumination intensity of 0.100 Wcm⁻².

The experimental data in Figs. 4, 5 and 6 are the implied values extracted from effective minority carrier lifetime measurements of p/i/n-Cz/i/n heterostructures grown on wafers with different thicknesses (35-170 μ m), with bulk SRH lifetimes of 2-10 ms, and different intrinsic a-

Si:H layers. The white markers represent samples with baseline passivation capabilities comparable with the state-of-the-art passivated-contact solar cells with total J_{0S} (contribution from both surfaces) between 1-5 fAcm⁻² [2][11][40]. The red markers represent samples with an improved intrinsic a-Si:H passivation layer recently developed in-house with total $J_{0S} < 0.5$ fAcm⁻² across multiple wafers thicknesses. The new intrinsic a-Si:H was developed using thin wafers as testbed in order to increase the response to improved surface passivation and by varying temperature and silane dilution ratios during the PECVD. Further details can be found in [54]. In both types of intrinsic a-Si:H the layer is 6-7 nm thick. In the past, using the baseline recipe, we achieved J_{0S} close to 0.1 fAcm⁻² by applying an intrinsic a-Si:H bi-layer with a combined thickness of 15 nm, leading to implied V_{OC} over 760 mV on 50 µm samples [3]. With the new recipe we achieve implied V_{OC} of 770 mV using an intrinsic layer that is at least 2 times thinner (6 nm) on 40 µm-thick substrates.

In Fig. 4 we demonstrate how voltages at open-circuit and maximum power, vary with τ_{eff} when normalized with the wafer thickness (τ_{eff}/w). The logarithmic dependence was not a surprise considering Eqs. 7 and 8. The color bar in Fig. 4 shows the J_{0S} values assumed in the model and the markers are experimental data, as previously described, from lifetime measurements on p/i/n-CZ/i/n samples with different wafer thicknesses and different intrinsic a-Si:H layers. For higher J_{0S} there is no benefit to thin the wafers further, as the surface "leakage" (controlled by the surface passivation quality) is significantly larger than the bulk recombination that can be reduced in thinner wafers. This can be seen in Fig. 4 where only cases with total J_{0S} <10 fAcm⁻² can reach V_{OC} over 750 mV. Additional lower J_{0S} values show wider dispersion of voltages values (for instance purple region in Fig. 4 is more dispersed than yellow values), indicating that they are more responsive to wafer thickness. That is why certain solar cell technologies do not show a significant gain in voltage for thinner wafers, since their surface recombination is too high to benefit from the reduced bulk recombination with reduced thickness.



Fig. 4. The V_{OC} and V_{MP} as functions of the effective minority-carrier lifetime normalized by the wafer thickness for passivated samples with different J_{0S} . The simulation assumed wafers with thicknesses between 1 and 200 µm and J_{0S} between 0.1 and 1000 fAcm⁻². The voltages were calculated using Eq. 7. The wafer thicknesses of the experimental samples are between 35-170 µm.

The experimental values show less variation from predicted performance at open-circuit than at maximum power. There are several different possible explanations for this behavior. First, in accordance with Eq. 8 in high injection, voltage is independent of the doping concentration N_D . The carrier concentration at V_{OC} is at least 10 times higher than the doping concentration in these samples. At V_{MP} the carrier concentration is very close to the samples doping carrier concentration, so variations in N_D are able to cause variations in V_{MP} . The doping concentration assumed in the model is 1.3×10^{15} cm⁻³ and our samples have doping concentration that range from 1×10^{15} - 1.55×10^{15} cm⁻³. Second, in accordance with Figs. 1 and 2 at maximum power injection, voltage is significantly more sensitive to bulk SRH lifetime than at open circuit, so that variation in bulk SRH lifetime results in significant variation in voltage. In our ingots we have measured bulk lifetimes in n-type CZ wafers from 2-10 ms, depending the ingot region. At V_{OC} , most of the recombination is governed by Auger and surface contributions, and the effect of bulk SRH is minimal. As a result, the V_{OC} variation within samples with the same thickness, and between the modeled and the actual implied V_{OC} (*i*- V_{OC}) is small.

In Fig. 5 we show how J_{0S} and wafer thickness impacts the voltages of the cell at open-circuit and maximum power. The impact of the bulk SRH and J_{0S} in Fig. 5 is translated by the gap between the solid lines, where voltage is calculated considering bulk SRH, and the adjacent dashed lines, that represent the same voltage value but now calculated disregarding the bulk SRH recombination. The bulk SRH recombination (seen through the dependence on wafer thickness) has a significant impact at maximum power for $J_{0S} < 10$ fAcm⁻², and little role at open-circuit. This result was expected according with Figs. 1 and 2, where the recombination is mostly fundamental at V_{OC}, due to the cubic dependence of Auger recombination rate on excess carrier concentration.



Fig. 5. Voltages at (left) open-circuit and (right) maximum power as function of the wafer thickness and J_{0S} for the n-type wafer represented. The solid lines (and the color map) represent voltages calculated considering bulk SRH recombination and the adjacent dashed lines represent the same voltage but disregarding the bulk SRH recombination. In the voltage calculations the generation current is defined by the Lambertian light trapping limit for each thickness.

In high-efficiency solar cells W_{OC} values are typically below 400 mV [4]. As mentioned earlier, the best reported W_{OC} value is 293 mV for thin GaAs, and the present record efficiency silicon solar cell has an estimated W_{OC} of 383 mV. To further reduce the gap between silicon solar cells and direct bandgap solar cells we need to increase voltage by reducing the total recombination rate and the thickness of the wafer. In Fig. 6 we show how W_{OC} changes for varying Si wafer thickness and varying J_{0S} . The W_{OC} in high-level injection can be expressed as:

$$W_{OC} = \frac{k T}{q} \ln \left(\frac{q w N_V N_C}{J_{ph} \tau_{eff} \Delta n} \right)$$
(10)

as derived in [3], for long τ_{eff} where Δn is approximately constant across the wafer, and accounting for bandgap narrowing ΔE_g , where N_V and N_C are the effective densities of states in the valence band and the conduction band respectively. In Eq. 10 as in Eqs. 2 and 3, the dependence on wafer thickness, w, is explicitly expressed, and the recombination rate is described by the effective minority carrier lifetime τ_{eff} . This expression is used to calculate the W_{OC} of our experimental samples using the lifetime parameters at V_{OC} level injection. In Fig. 6, we display the W_{OC} of our experimental samples and the W_{OC} of the top performing cells [9] for different absorbers and for different silicon solar cells technologies. The W_{OC} of the top performing cells were estimated using Eq. 1, assuming a bandgap of 1.42 eV for GaAs, 1.08 eV for copper indium gallium selenide (CIGS) [50] and 1.121 eV for crystalline silicon. The top reported efficiency for perovskite solar cells is over 25% [56]. There is limited information describing the stability, composition and bandgap of this solar cell. Perovskite solar cells include absorbers with a wide range of chemistry compositions, and the methods used to calculate the bandgap produce often different results [57]. In Fig. 6, we report an exemplary recent perovskite with a well-characterized bandgap (1.53 eV) and a certified stabilized efficiency of 22.6% (initially 23.4%), and one of the lowest W_{OC} reported for a perovskite to date (340 mV), to our knowledge [58]. The W_{OC} for the record cadmium telluride (CdTe) solar cell (22.1%) [9] is not displayed in Fig. 6 because is over 580 mV, assuming a bandgap of 1.47 eV [59]. When we compare different silicon solar cells technologies, is clear that the passivation of the metal contacts is critical to accomplish W_{OC} below the 400 mV threshold. In the PERC structure, the metal contacts passivation scheme is insufficient, limiting the V_{OC} , and subsequently the W_{OC} and efficiency in this type of devices.



Fig. 6. Bandgap-voltage offset at open-circuit (W_{OC}) as a function of wafer thickness and J_{0S} for the same n-type wafer specifications represented in Fig. 3. The wafer thicknesses of the experimental samples are between 35-170µm. The W_{OC} of the samples were calculated using Eq. 10 and the measured effective lifetimes at open-circuit carrier concentrations. The W_{OC} of the top performing cells for different absorbers were estimated using Eq. 1.

In Table 1 we summarize the parameters derived from the lifetime measurements of the p/i/n-Cz/i/n samples, including the experimental data of Figs. 5 and 6. As previously discussed, and in accordance with Figs. 1 and 2 and Eqs. 7 and 8, measurements at maximum power injection are significantly more sensitive to bulk SRH lifetime and doping concentration (N_D) than measurements at open circuit. Variations in the bulk SRH lifetime and doping concentration between samples will result in significant variation in V_{MP} and efficiency. At open-circuit injection levels, most of the recombination is governed by Auger and surface, and the effects of the bulk SRH lifetime and doping concentration are minimal. As a result, the differences between the V_{OC} and W_{OC} modeled in Figs. 5 and 6, and the values in Table 1 are smaller. That is not necessarily the case in Fig. 3. For instance, if we take the 42 µm-thick samples in Table 1, and assume a doping concentration of 1.3×10^{15} cm⁻³ and bulk SRH lifetimes between 2 ms and 10 ms, the result is V_{OC} of 762 ± 1 mV and efficiency 27.7 ± 0.3 % for the baseline case, and V_{OC} of 772 ± 1 mV and efficiency 28.3 ± 0.4 % for the optimized case.

Baseline							
w, µm	J _{0S} , fAcm ⁻²	<i>i</i> -Voc, mV	Woc, mV	<i>i-</i> FF, %	<i>i</i> -Eff, %		
42 ± 2	2.6 ± 0.2	761 ± 3	355 ± 3	85.2 ± 0.1	27.6 ± 0.1		
46 ± 2	1.9 ± 0.2	760 ± 3	354 ± 3	84.4 ± 0.1	27.4 ± 0.1		
65 ± 2	1.7 ± 0.2	757 ± 2	358 ± 2	84.1 ± 0.1	27.4 ± 0.1		
70 ± 2	2.6 ± 0.2	753 ± 2	362 ± 2	84.0 ± 0.1	27.3 ± 0.1		
90 ± 2	3.1 ± 0.2	748 ± 2	367 ± 2	83.5 ± 0.1	27.1 ± 0.1		
90 ± 2	3.2 ± 0.2	748 ± 2	367 ± 2	83.5 ± 0.1	27.1 ± 0.1		
170 ± 2	3.0 ± 0.2	740 ± 1	378 ± 1	84.3 ± 0.1	27.5 ± 0.1		
170 ± 2	2.7 ± 0.2	741 ± 1	377 ± 1	84.1 ± 0.1	27.4 ± 0.1		
Optimized							
w, µm	J _{0S} , fAcm ⁻²	<i>i</i> -V _{oc} , mV	Woc, mV	<i>i</i> -FF, %	<i>i</i> -Eff, %		
37 ± 2	0.2 ± 0.2	772 ± 3	343 ± 3	85.6 ± 0.1	28.0 ± 0.1		
42 ± 2	0.3 ± 0.2	770 ± 3	346 ± 3	85.3 ± 0.1	28.0 ± 0.1		
76 ± 2	0.3 ± 0.2	759 ± 2	357 ± 2	84.5 ± 0.1	27.7 ± 0.1		
82 ± 2	0.3 ± 0.2	758 ± 2	359 ± 2	85.2 ± 0.1	28.0 ± 0.1		
107 ± 2	0.3 ± 0.2	755 ± 2	364 ± 1	86.0 ± 0.1	28.3 ± 0.1		
115 ± 2	0.3 ± 0.2	753 ± 1	365 ± 1	85.7 ± 0.1	28.2 ± 0.1		
145 ± 2	0.3 ± 0.2	750 ± 1	369 ± 1	85.9 ± 0.1	28.3 ± 0.1		
148 ± 2	0.3 ± 0.2	749 ± 1	369 ± 1	85.8 ± 0.1	28.2 ± 0.1		

Table 1. Summary of the parameters derived from lifetime measurements of p/i/n-Cz/i/n samples. The baseline values are for samples deposited with baseline intrinsic a-Si:H, the values labelled improved are for samples with a new intrinsic a-Si:H process giving lower J_{os} values. The *i*-Eff and *i*-FF were calculated from the implied J-V curve, assuming a generation current defined by the Lambertian light-trapping limit for the AM1.5G spectrum at 25°C and normalized to an illumination intensity of 0.100 Wcm⁻².

The baseline samples have similar passivation capabilities to the state-of-the-art silicon heterojunction structures, *i.e.*, $J_{0S} = 1-5$ fAcm⁻², [11]. In the samples with improved intrinsic a-Si:H layers, the J_{0S} drops to values ~10 times lower leading to *i*-V_{OC} 10 mV higher for the thinner samples. By decreasing the wafer thickness from 170 µm (commercial standard) to 40 µm and J_{0S}

values 10 times lower, we were able to increase the implied fill factor (*i*-FF) by 1% absolute, the i-V_{OC} by 30 mV, and the implied efficiency (*i*-Eff) by 0.6% absolute.

5. Conclusions

We demonstrate that for commercially-viable solar-grade silicon with the surface saturation current density $J_{0S} < 0.5$ fAcm⁻² and n-type bulk minority-carrier lifetime of 10 ms, the calculated optimum wafer thickness is between 40-60 µm, far from the projected optimum of 100-110 µm in the ideal case. By optimizing the intrinsic a-Si:H layer we demonstrate experimental J_{0S} values below 0.5 fAcm⁻² on textured samples, leading to a 10 mV increase in implied V_{OC} for 40-µm-thick samples, 770 mV implied V_{OC} , and W_{OC} of 350 mV. By decreasing the wafer thickness from 170 µm (commercial standard) to 40 µm and decreasing J_{0S} by a factor of 10 in experimental samples, we were able to increase the implied FF by 1% absolute, the implied V_{OC} by 30 mV, and the implied efficiency by 0.6% absolute.

6. Acknowledgements

This material is based upon work supported in part by the National Science Foundation (NSF) and the Department of Energy (DOE) under NSF CA No. EEC-1041895. We would like to acknowledge William J. Dauksher, Nicholas Irvin, and Mathieu Boccard for all the discussions that greatly benefited this work.

Appendix

A. Auger and radiative recombination

To account for bandgap narrowing at higher dopant concentrations or photogenerated carrier concentrations, we use the empirical expression from Richter et al. [47]:

$$\frac{\Delta n}{\tau_{fund}} = \frac{\Delta p}{\tau_{int}} = \frac{\Delta p}{(n \ p - n_{i,eff}^2) \ (2.5 \ \times \ 10^{-31} g_{eeh} n_0 + 8.5 \ \times \ 10^{-32} g_{ehh} p_0 + 3.0 \ \times \ 10^{-29} \Delta p^{0.92} + B)}$$
(A1)

where the n_0 and p_0 are the equilibrium electron and hole density, and the enhancement factors are defined by:

$$g_{eeh}(n_0) = 1 + 13 \left\{ 1 - tanh\left[\left(\frac{n_0}{N_{0,eeh}} \right)^{0.66} \right] \right\}$$
(A2)

$$g_{ehh}(p_0) = 1 + 7.5 \left\{ 1 - tanh \left[\left(\frac{p_0}{N_{0,ehh}} \right)^{0.63} \right] \right\}$$
(A3)

where $N_{0,eeh} = 3.3 \times 10^{17} cm^{-3}$ and $N_{0,ehh} = 7.0 \times 10^{17} cm^{-3}$. B is the radiative recombination coefficient [46].

B. Accuracy of the lifetime measurement

According with a study from Black et. al [60], the relative sensitivity of the inductive coil that measures the sample conductance in the WCT-120 lifetime tester seems to depend on the wafer thickness. A linear relationship between the dark voltage measured by the coil and the sample conductance measured by four-point probe indicates that the lifetime setup is measuring accurately. In Fig. B1 we show a linear relationship between the dark voltage measured by our WCT-120 lifetime tester (V_{wafer} - V_{air}) and the sheet conductance measured using a four-point probe.



Fig. B1. Sheet conductance measured by four-point-probe vs. dark voltage $(V_{wafer}-V_{air})$ measured by the inductive coil of our WCT-120 system, for samples with various sheet conductance and thickness values. Sheet conductances between 0.003-0.005 S were measured on silicon wafers with thicknesses between 40-200 μ m. Higher sheet conductances were measured on indium tin oxide and aluminium films sputtered on glass.

References

[1] K. Yoshikawa, W. Yoshida, T. Irie, H. Kawasaki, K. Konishi, H. Ishibashi, T. Asatani, D. Adachi, M. Kanematsu, H. Uzu, and K. Yamamoto, Exceeding conversion efficiency of 26% by heterojunction interdigitated back contact solar cell with thin film Si technology, Solar Energy Materials and Solar Cells 173 (2017) 37–42, doi: 10.1016/j.solmat.2017.06.024

[2] F. Haase, C. Hollemann, S. Schäfer, A. Merkle, M. Rienäcker, J. Krügener, R. Brendel, R. Peibst, Laser contact openings for local poly-Si-metal contacts enabling 26.1%-efficient POLO-IBC solar cells, Solar Energy Materials and Solar Cells 186, 2018, Pages 184-193, doi: 10.1016/j.solmat.2018.06.020

[3] A. Augusto, S. Y. Herasimenka, R. R. King, S. G. Bowden, C. Honsberg, "Analysis of the recombination mechanisms of a silicon solar cell with low bandgap-voltage offset", J. Appl. Phys. 121, 2017, 205704, doi: 0.1063/1.4984071

[4] R. R. King, D. Bhusari, A. Boca, D. Larrabee, X. Q. Liu, W. Hong, C. M. Fetzer, D. C. Law, and N. H. Karam, Band gap-voltage offset and energy production in next-generation multijunction solar cells, Prog. Photovolt: Res. Appl. 2011; 19(7): 797–812. DOI: 10.1002/pip.1044.

[5] K. R. McIntosh and L. E. Black, On effective surface recombination parameters, J. Appl. Phys 116, 014503 (2014), doi: 10.1063/1.4886595

[6] A. Augusto, E. Looney, C. Del Cañizo, S. G. Bowden, T. Buonassisi, "Thin silicon solar cells: Pathway to cost-effective and defect-tolerant cell design", Energy Procedia 124, 2017, 706–711, doi: 10.1016/j.egypro.2017.09.346

[7] M. J. Kerr, A. Cuevas, P. Campbell, Limiting Efficiency of Limiting Efficiency of Crystalline Silicon Solar Cells Due to Coulomb-Enhanced Auger Recombination, Photovolt: Res. Appl. 2003; 11: 97–104, doi: 10.1002/pip.464

[8] A. Richter, M. Hermle, S. W. Glunz, Reassessment of the Limiting Efficiency for Crystalline Silicon Solar Cells, IEEE J. of Photovoltaics 4, 1184–1191 (2013), doi: 10.1109/JPHOTOV.2013.2270351

[9] L. C. Andreani, A. Bozzola, and M. Liscidini, "Light trapping in thin film solar cells: Towards the Lambertian limit," Proc. SPIE 8438, 84380C (2012), doi: 10.1117/12.922090

[10] M. A. Green, E. D. Dunlop, D. H. Levi, J. Hohl-Ebinger, M. Yoshita, A. W.Y. Ho-Baillie, Solar cell efficiency tables (version 54), Prog. Photovolt: Res. Appl. 27; 7 565–575. doi: 10.1002/pip.3171.

[11] K. Yoshikawa, H. Kawasaki, W. Yoshida, T. Irie, K. Konishi, K. Nakano, T. Uto, D. Adachi, M. Kanematsu, H. Uzu, and K. Yamamoto, Silicon heterojunction solar cell with interdigitated back contacts for a photoconversion efficiency over 26%, Nature Energy 2, 2017, 17032, doi:10.1038/nenergy.2017.32

[12] H. Sai, H. Umishio, T. Matsui, S. Nunomura, T. Kawatsu, H. Takato, and K. Matsubara, Impact of silicon wafer thickness on photovoltaic performance of crystalline silicon heterojunction solar cells, Japanese Journal of Applied Physics 57, 08RB10 (2018), doi: 10.7567/JJAP.57.08RB10

[13] H. Sai, T. Oku, Y. Sato, M. Tanabe, T. Matsui, K. Matsubara, Potential of very thin and high-efficiency silicon heterojunction solar cells, Prog Photovolt Res Appl 2–11 (2019), doi: 10.1002/pip.3181

[14] Z. Liu, S. E. Sofia, H. S. Laine, M. Woodhouse, S. Wieghold, I. M. Peters, T. Buonassisi, Revisiting thin silicon for photovoltaics: a technoeconomic perspective, Energy Environ. Sci., 3, 12 (2020), doi: 10.1039/c9ee02452b

[15] J. Melsken, B. W. H. van de Loo, B. Macco, L. E. Black, S. Smit, and W. M. M. Kessels, Passivating Contacts for Crystalline Silicon Solar Cells: From Concepts and Materials to Prospect, IEEE J. of Photovoltaics 8, 373-387 (2018), doi: 10.1109/JPHOTOV.2018.2797106

[16] R. S. Bonilla, B. Hoex, P. Hamer, and P. R. Wilshaw, Dielectric surface passivation for silicon solar cells: A review, Phys. Status Solidi A 214, No. 7, 1700293 (2017), doi: 10.1002/pssa.201700293

[17] A. W. Blakers, A. Wang, A. M. Milne, J. Zhao, and M. A. Green, 22.8% efficient silicon solar cell, Appl. Phys. Lett. 55, 1363 (1989); doi: 10.1063/1.101596

[18] J. Zhao, A. Wang, and M. A. Green, 19.8% efficient "honeycomb" textured multicrystalline and 24.4% monocrystalline silicon solar cells, Appl. Phys. Lett. 73, 1991 (1998), doi: 10.1063/1.122345

[19] M. A. Green, The Passivated Emitter and Rear Cell (PERC): From conception to mass production, Solar Energy Materials & Solar Cells 143 (2015) 190–197; doi: 10.1016/j.solmat.2015.06.055

[20] J. Zhao, A. Wang, and M. A. Green, 24.5% Efficiency Silicon PERT Cells on MCZ Substrates and 24.7% Efficiency PERL Cells on FZ Substrates, Prog. Photovolt: Res. Appl. 7, 471-474 (1999), doi: 10.1002/(SICI)1099-159X(199911/12)7:6<471::AID-PIP298>3.0.CO;2-7

[21] H. Huang, J. Lv, Y. Bao, R. Xuan, S. Sun, S. Sneck, S. Li, C. Modanese, H. Savin, A. Wang, J. Zhao, 20.8% industrial PERC solar cell: ALD Al2O3 rear surface passivation, efficiency loss mechanisms analysis and roadmap to 24%, Solar Energy Materials & Solar Cells 161 (2017) 14–30, doi: 10.1016/j.solmat.2016.11.018

[22] https://www.pv-tech.org/news/jinko-beats-its-own-mono-perc-efficiency-record

[23] <u>https://www.pv-tech.org/news/longi-hits-record-23.6-conversion-efficiency-for-mono-perc-solar-cells</u>

[24] T. Dullweber, H. Hannebauer, S. Dorn, S. Schimanke, A. Merkle, C. Hampe and R. Brendel, Emitter saturation current densities of 22fA/cm² applied to industrial PERC solar cells approaching 22% conversion efficiency, Prog. Photovolt: Res. Appl. 2017; 25:509–514, doi: 10.1002/pip.2806

[25] R. M. Swanson, Point-contact solar cells: Modeling and experiment, Solar Cells 17, 1986, pp. 85-118, doi: 10.1016/0379-6787(86)90061-X

[26] R. R. King, R. A. Sinton, and R. M. Swanson, "Front and Back Surface Fields for Point-Contact Solar Cells," in Conference Record, 20th IEEE Photovoltaic Specialists Conference (IEEE, New York, 1989), p. 538, doi: 10.1109/PVSC.1988.105760

[27] https://us.sunpower.com/blog/2016/06/26/sunpower-solar-module-verified-241-percent-efficient/

[28] https://news.panasonic.com/global/press/data/2014/04/en140410-4/en140410-4.html

[29] <u>https://www.pv-magazine.com/2019/11/20/hanergy-sets-new-heterojunction-module-efficiency-record/</u>

[30] R.A. Sinton, Young Kwark, J.Y. Gan, and R.M. Swanson, 27.5-percent silicon concentrator solar cells, IEEE Electron Device Lett. EDL-7, 567-569 (1986), doi: 10.1109/EDL.1986.26476

[31] R. R. King, R. A. Sinton, and R. M. Swanson, Doped Surfaces in One-Sun, Point-Contact Solar Cells, *Appl. Phys. Lett.* **54**, 1460 (1989).

[32] H. Matsuura, A. Matsuda, H. Okushi, T. Okuno, and K. Tanaka, Metal-semiconductor junctions and amorphous-crystalline heterojunctions using B- doped hydrogenated amorphous silicon, Appl. Phys. Lett. 45, 433 (1984), doi: 10.1063/1.95248

[33] H. Matsuura, T. Okuno, H. Okushi, and K. Tanaka, Electrical properties of n-amorphous/p-crystalline silicon heterojunctions, J. Appl. Phys. 55, 1012 (1984); doi: 10.1063/1.333193

[34] S. De Wolf, A. Descoeudres, Z. C. Holman, and C. Ballif, High-efficiency Silicon Heterojunction Solar Cells: A Review, Green, Vol. 2 (2012), pp. 7–24, doi: 10.1515/green-2011-0018

[35] M. Tanaka, M. Taguchi, T. Matsuyama, T. Sawada, S. Tsuda, S. Nakano, H. Hanafusa and Y. Kuwano, Development of New a-Si/c-Si Heterojunction Solar Cells: ACJ-HIT (Artificially Constructed Junction-Heterojunction with Intrinsic Thin-Layer), Jpn. J. Appl. Phys. 31, 3518 (1992), doi: 10.1143/JJAP.31.3518

[36] Y. H. Kwark, R. Sinton, R. M. Swanson, "SIPOS heterojunction contacts to silicon," *Proc. Intl. Electron Devices Meeting*, Dec. 9-12, 1984, San Francisco, CA, doi: 10.1109/IEDM.1984.190832

[37] Young Kwark, "SIPOS Heterojunction Contacts to Silicon," *Ph.D. Dissertation*, Stanford University, Stanford, CA (1984).

[38] E. Yablonovitch, T. Gmitter, R. M. Swanson and Y. H. Kwark, "A 720 mV open circuit voltage SiO_x :c-Si:SiO_x double heterostructure solar cell," *Appl. Phys. Lett.* **47**, 1211 (1985).

[39] B. Stegemanna, K. M. Gadb, P. Balamoua, D. Sixtensson, D. Vössing, M. Kasemann, H. Angermann, Ultra-thin silicon oxide layers on crystalline silicon wafers: Comparison of advanced oxidation techniques with respect to chemically abrupt SiO2/Si interfaces with low defect densities, Applied Surface Science 395 (2017) 78–85, doi: 10.1016/j.apsusc.2016.06.090

[40] A. Richter, J. Benick, F. Feldmann, A. Fell, M. Hermle, S. W. Glunz, n-Type Si solar cells with passivating electron contact: Identifying sources for efficiency limitations by wafer thickness and resistivity variation, Solar Energy Materials and Solar Cells 173, 2017, pp 96-105, doi: 10.1016/j.solmat.2017.05.042

[41] A. Augusto, K. Tyler, S. Y. Herasimenka, S. G. Bowden, "Flexible Modules Using <70 μm Thick Silicon Solar Cells", Energy Procedia 92, 2016, 493–499, doi: 10.1016/j.egypro.2016.07.132

[42] A. Augusto, P. Balaji, H. Jain, S.Y. Herasimenka, S. G. Bowden, "Heterojunction solar cells on flexible silicon wafers", MRS Advances 1, 2016, 997-1002, doi: 10.1557/adv.2016.8

[43] M. Mews, T. F. Schulze, N. Mingirulli, and L. Korte, Hydrogen plasma treatments for passivation of amorphous-crystalline silicon-heterojunctions on surfaces promoting epitaxy, Appl. Phys. Lett. 2013; 102(12): 122106, doi: 10.1063/1.4798292.

[44] A. Cuevas, T. Allen, J. Bullock, Y. Wan, D. Wan, and X. Zhang, "Skin care for healthy silicon solar cells", in 42nd IEEE Photovoltaic Specialist Conference, 2015, pp. 1–6. 10.1109/PVSC.2015.7356379

[45] R. A. Sinton and A. Cuevas, Contactless determination of current–voltage characteristics and minoritycarrier lifetimes in semiconductors from quasi-steady-state photoconductance data, Appl. Phys. Lett. 1996, 69(17): 2510-2512, doi: 10.1063/1.117723.

[46] H. T. Nguyen, S. C. Baker-Finch, D. Macdonald, "Temperature dependence of the radiative recombination coefficient in crystalline silicon from spectral photoluminescence", Appl. Phys. Lett. 104; 112105 (2014). doi: http://dx.doi.org/10.1063/1.4869295

[47] A. Richter, S.W. Glunz, F. Werner, J. Schmidt, and A. Cuevas, "Improved quantitative description of Auger recombination in crystalline silicon", Phys. Rev. B. 2012; 86(16): 165202, doi: 10.1103/PhysRevB.86.165202.

[48] D. E. Kane and R. M. Swanson, "Measurement of the emitter saturation current by a contactless photoconductivity decay method," in 18th IEEE Photovoltaic Specialists Conference (1985), pp. 578–583.

[49] A. Schenk, "Finite-temperature full random-phase approximation model of band gap narrowing for silicon device simulation", J. Appl. Phys. 1998; 84(7): 3684-3685. doi: 10.1063/1.368545.

[50] P.P. Altermatt, F. Geelhaar, T. Trupke, X. Dai, A. Neisser, and E. Daub, "Injection dependence of spontaneous radiative recombination in crystalline silicon: Experimental verification and theoretical analysis", Appl. Phys. Lett. 88(26): 261901 (2006). doi: 10.1063/1.2218041

[51] S. Schäfer, R. Brendel, "Accurate calculation of the absorptance enhances efficiency limit of crystalline silicon solar cells with Lambertian light trapping", IEEE J. of Photovoltaics 4, 1156–1158 (2018). doi: 10.1109/JPHOTOV.2018.2824024

[52] M. A. Green, "Lambertian light trapping in textured solar cells and light-emitting diodes: Analytical Solutions", Prog. Photovolt: Res. Appl. 10, 235–241 (2002). doi: 10.1002/pip.404

[53] B. J. Hallam, P. G. Hamer, S. R. Wenham, M. D. Abbott, A. Sugianto, A. M. Wenham, C. E. Chan, G. Xu, J. Kraiem, J. Degoulange, and R. Einhaus, "Advanced Bulk Defect Passivation for Silicon Solar Cells", J. of Photovoltaics 4, 88-95 (2014). doi: 10.1109/JPHOTOV.2013.2281732

[54] P. Balaji, W. J. Dauksher, S. G. Bowden, A. Augusto, "Flexible silicon heterojunction solar cells on 40 μ m thin substrates", 46th IEEE Photovoltaic Specialists Conference, 2019, pp. 1089–1092. 10.1109/PVSC40753.2019.8980698

[55] M. Nakamura, K. Yamaguchi, Y. Kimoto, Y. Yasaki, T. Kato, H. Sugimoto, "Cd-Free Cu(In,Ga)(Se,S)2 Thin-Film Solar Cell With Record Efficiency of 23.35%", J. of Photovoltaics 9, 1863-1867 (2019). doi: 10.1109/JPHOTOV.2019.2937218

[56] https://www.nrel.gov/pv/assets/pdfs/best-research-cell-efficiencies.20200203.pdf

[57] L. Krückemeier, U. Rau, M. Stolterfoht, T. Kirchartz," How to Report Record Open-Circuit Voltages in Lead-Halide Perovskite Solar Cells", Adv. Energy Mater. 10, 1902573 (2020). doi: 10.1002/aenm.201902573

[58] J. J. Yoo, S. Wieghold, M. C. Sponseller, M. R. Chua, S. N. Bertram, N. Hartono, J. S. Tresback, E. C. Hansen, J. Correa-Baena, V. Bulović, T. Buonassisi, S. Shin, M. G. Bawendi, An interface stabilized perovskite solar cell with high stabilized efficiency and low voltage loss", Energy Environ. Sci., 12, 2192-2199 (2019). doi: 10.1039/c9ee00751b

[59] R. M. Geisthardt, M. Topic, J. R. Sites, Status and Potential of CdTe Solar-Cell Efficiency", J. of Photovoltaics 5, 1217-1221 (2015). doi: 10.1109/JPHOTOV.2015.2434594

[60] L. E. Black and D. H. Macdonald, "Accounting for the dependence of coil sensitivity on sample thickness and lift-off in inductively coupled photoconductance measurements", J. of Photovoltaics 9, 6 1563-1574 (2019). doi: 0.1109/JPHOTOV.2019.2942484