# RSC Advances



This is an *Accepted Manuscript*, which has been through the Royal Society of Chemistry peer review process and has been accepted for publication.

*Accepted Manuscripts* are published online shortly after acceptance, before technical editing, formatting and proof reading. Using this free service, authors can make their results available to the community, in citable form, before we publish the edited article. This *Accepted Manuscript* will be replaced by the edited, formatted and paginated article as soon as this is available.

You can find more information about *Accepted Manuscripts* in the Information for Authors.

Please note that technical editing may introduce minor changes to the text and/or graphics, which may alter content. The journal's standard Terms & Conditions and the Ethical quidelines still apply. In no event shall the Royal Society of Chemistry be held responsible for any errors or omissions in this *Accepted Manuscript* or any consequences arising from the use of any information it contains.



www.rsc.org/advances

# RSC Advances RSC Publishing

## **ARTICLE**

**Cite this: DOI: 10.1039/x0xx00000x** 

**Electrical characteristics of gallium-indium-zinc oxide thin-film transistor nonvolatile memory with Sm2O3 and SmTiO3 charge trapping layers** 

Jim-Long Her,<sup>*a*</sup> Fa-Hsyang Chen,<sup>*b*</sup> Ching-Hung Chen,<sup>*b*</sup> and Tung-Ming Pan,<sup>\**b*</sup>

Received 25th Septmber 2014, Accepted XXth XXX 2014

DOI: 10.1039/x0xx00000x

**www.rsc.org/Advances** 

In this study, we report the structural and electrical characteristics of high- $\kappa$  Sm<sub>2</sub>O<sub>3</sub> and SmTiO<sub>3</sub> charge trapping layers on indium-gallium-zinc oxide (IGZO) thin-film transistor (TFT) for nonvolatile memory device applications. The IGZO TFT nonvolatile memory featuring a  $SmTiO<sub>3</sub>$  charge trapping layer exhibited better characteristics, including a larger memory window (2.7 V), long charger retention time ( $10^5$  s with charge loss <15%) and better endurance performance for program/erase cycles  $(10^4)$ , compared with Sm<sub>2</sub>O<sub>3</sub> charge trapping layer. These results can be attributed to the  $SmTiO<sub>3</sub>$  film possessing a high dielectric constant and deep trapping level. The high- $\kappa$  SmTiO<sub>3</sub> is an excellent candidate for use as the trapping layer in IGZO TFT nonvolatile memories.

### **Introduction**

Amorphous indium-gallium-zinc oxide (IGZO) is widely investigated as a channel material in thin-film transistors (TFTs) for flat, flexible and transparent display applications due to its high field mobility, wide band gap, good uniformity, high transparency, and low processing temperature.<sup>1-2</sup> To develop the next-generation system-on-panel (SOP) applications, IGZO TFT nonvolatile memories have been studied as a TFT switch and memory element.<sup>3-</sup>  $7$  Various IGZO TFT memories with different charge storage media such as, metal nanocrystals (Pt, Au)<sup>4-5</sup> and dielectrics (SiO<sub>x</sub>, Si<sub>3</sub>N<sub>4</sub>,  $Al_2O_3$ ,<sup>6-7</sup> are explored. However, the high operating voltages, retention loss and cycling decay are the challenges. To obtain high erasing efficiency, a large number of holes must be generated in the IGZO channel during an erasing operation. Several methods, such as light irradiation<sup>8</sup> and light-assisted negative-gate-bias erasing,<sup>9</sup> have been proposed to improve the erasing efficiency of IGZO TFT memory. However, the addition of instrument of an ultraviolet light is required during the erasure process. In order to address this issue, high-κ dielectric materials have been studied as a charge trapping layer for silicon-oxide-high-κ-oxide-silicon-type memories without decreasing the thickness of tunneling oxide.<sup>10-11</sup> Previously, it has been proved that the Ti-doped  $HfO<sub>2</sub>$  (HfTiO) high- $\kappa$  dielectric has better material and electrical properties than the un-doped  $HfO<sub>2</sub>$  film, such as the thinner interfacial layer, higher κ value and lower leakage current.<sup>12-13</sup>

Recently, rare-earth (RE) oxide films are considered to be suitable materials for further scaling of nonvolatile memory devices



**Fig. 1** Schematic structure of the IGZO TFT nonvolatile memory with a high- $\kappa$  Sm<sub>2</sub>O<sub>3</sub> or SmTiO<sub>3</sub> charge trapping layer.

because of their promising thermal stability and better electrical properties.<sup>14-15</sup> Among RE oxide materials, thin  $Sm_2O_3$  film is one of the most potential candidates as a charge trapping layer for nonvolatile memory applications due to its high dielectric constant of 15, wide energy bandgap of 4.33 eV and high breakdown electric field of 7 MV/cm.15-17 However, the formation of hydroxide film is found at the surface of RE oxide due to high hygroscopicity.<sup>18</sup> To avoid this problem, the high stability properties of RE oxide film can be realized by the addition of Ti atoms into the RE film.<sup>19</sup> In our previous research results showed that the incorporation of Ti into RE oxide films exhibited excellent electrical characteristics including a high dielectric constant, a low leakage current and a large breakdown voltage.<sup>20</sup> In this paper, we compared the high- $\kappa$  Sm<sub>2</sub>O<sub>3</sub> and SmTiO<sub>3</sub> films as a charge trapping layer in metal-oxide-high-κoxide-IGZO (MOHOI) nonvolatile memory based on TFT device. The film structure and composition of high- $\kappa$  Sm<sub>2</sub>O<sub>3</sub> and SmTiO<sub>3</sub>

*<sup>a</sup>Division of Natural Science, Center for General Education, Chang Gung University, Taoyuan 333, Taiwan.*

*<sup>b</sup>Department of Electronics Engineering, Chang Gung University, Taoyuan 333, Taiwan.* 

<sup>\*</sup>*Corresponding author: Dr. Tung-Ming Pan ;Fax: +886-3-2118507* 

*Tel: +886-3-2118800 Ext. 3349;E-mail: tmpan@mail.cgu.edu.tw*



**Fig. 2** (a) XRD pattern of the  $Sm<sub>2</sub>O<sub>3</sub>$  and  $SmTiO<sub>3</sub>$  dielectric films. XPS spectra of (b) Sm 3d and (c) O 1s for  $Sm_2O_3$  and SmTiO<sub>3</sub> dielectric films.

films were analyzed by X-ray diffraction (XRD) and X-ray photoelectron spectroscopy (XPS), respectively. The electrical characteristics of high- $\kappa$  Sm<sub>2</sub>O<sub>3</sub> and SmTiO<sub>3</sub> MOHOI-type TFT nonvolatile memories are also investigated.

### **Experimental**

Inverted staggered IGZO TFT nonvolatile memory devices with high- $\kappa$  Sm<sub>2</sub>O<sub>3</sub> and SmTiO<sub>3</sub> charge trapping layers were processed on  $SiO<sub>2</sub>/Si$  substrate as shown in Fig. 1. A TaN (40 nm) was deposited as a bottom gate electrode by reactive sputtering at room temperature. A  $SiO<sub>2</sub>$  (50 nm) blocking layer was deposited on the bottom gate electrode, followed by 40 nm  $Sm_2O_3$  and  $SmTiO_3$ charge trapping layers and a  $8 \text{ nm } \text{SiO}_2$  tunneling layer. The blocking layer and tunneling layer were deposited through rf sputtering using a  $SiO<sub>2</sub>$  target. Next, the  $Sm<sub>2</sub>O<sub>3</sub>$  charge trapping layer was deposited by rf sputtering using a Sm target in  $Ar/O<sub>2</sub>$  ambient, whereas the SmTiO<sub>3</sub> charge trapping layer was deposited through rf cosputtering using both Sm and Ti targets. All samples were annealed at 400  $^{\circ}$ C in O<sub>2</sub> ambient for 10 min. Then, a 20 nm channel layer was deposited by means of rf sputtering using an IGZO target  $(In_2O_3:Ga_2O_3:ZnO= 1:1:1$  in mol ratio) at room temperature. The post-deposition annealing was performed in  $N_2$  ambient for 1 hr at 200 °C. Finally, the patterned Al layer  $(\sim 50 \text{ nm})$  as the source and the drain electrodes was deposited using the thermal evaporation technique, followed by a typical lift-off process. The channel width and length of the fabricated TFTs were 100  $\mu$ m and 10  $\mu$ m, respectively.

The crystalline structure and the chemical composition of the dielectric films were investigated using XRD and XPS analyses, respectively. XRD analysis was performed using a Bruker-AXS D5005 diffractometer with a Cu K<sub>α</sub> ( $\lambda$  = 1.542 Å) radiation. The chemical bonding of the dielectric was determined using a monochromatic Al  $K_{\alpha}$  (1486.7 eV) source. The transfer characteristics (drain current-gate voltage, I<sub>DS</sub>-V<sub>GS</sub>) of the high-κ  $Sm<sub>2</sub>O<sub>3</sub>$  and  $SmTiO<sub>3</sub>$  IGZO TFT nonvolatile memories were measured by an Agilent 4156C semiconductor parameter analyzer. The threshold voltage ( $V$ <sub>TH</sub>) of TFT nonvolatile memories was defined as the  $V_{GS}$  at which the  $I_{DS}$  reaches 0.1 nA for a drain voltage of 1 V.

### **Results and Discussion**

Fig. 2(a) displays the XRD pattern of the  $Sm_2O_3$  and  $SmTiO_3$ thin films after 400  $^{\circ}$ C annealing in  $O_2$  ambient. Three strong  $(222)$ ,  $(400)$  and  $(440)$  peaks and one weak  $(622)$  peak were

found in the  $Sm_2O_3$  film. In contrast, for the  $SmTiO_3$  sample, a large (200) reflection peak and four small (021), (221), (311), and (132) reflection peaks are observed in the 2θ diagram. These dielectric films are belong to polycrystalline structures. Figs. 2 (b) and (c) show the Sm 3d and O 1s XPS spectra of the  $Sm<sub>2</sub>O<sub>3</sub>$  and  $SmTiO<sub>3</sub>$  films, respectively. Fig. 2 (b) depicts that the binding energy of Sm  $3d_{5/2}$  and  $3d_{3/2}$  double peaks is located at 1083.1 eV and 1110.1 eV, respectively, for the  $Sm_2O_3$  film.<sup>21</sup> The Sm 3d double peaks (Sm  $3d_{5/2}$  at 1083.6 eV and Sm  $3d_{3/2}$  at 1110.6 eV) for the  $SmTiO<sub>3</sub>$  film shift to higher binding energy by 0.5 eV relative to those for the  $Sm_2O_3$ . This shift can be related to the reaction of  $TiO_x$  with the Sm atom to form a SmTiO<sub>3</sub> structure. The O 1s spectra of the  $Sm_2O_3$  and  $SmTiO_3$ films are shown in Fig. 2(c) with their appropriate peak curve-

**Fig. 3** Transfer characteristics of the MOHOI-type TFT nonvolatile memories with  $Sm<sub>2</sub>O<sub>3</sub>$  and  $SmTiO<sub>3</sub>$  charge trapping layers.



Fig. 4 Schematic illustration of band diagram of the SmTiO<sub>3</sub> IGZO TFT nonvolatile memory when the (a) positive and (b) negative bias applied to the gate electrode. The channel electrons is indicated as blue circles, whereas inherent electrons of SmTiO<sub>3</sub> located in shallow level states and deep level states are green circles and red circles, respectively. The probability of charge trap or detrap is described as size of arrow.



fitting lines. The O 1s signal of  $Sm<sub>2</sub>O<sub>3</sub>$  film comprised three peaks: one peak for Sm–O boding at 529.2  $eV<sub>1</sub><sup>21</sup>$  one for oxygen vacancy at 530.9  $eV^{22}$  and one for Sm-OH bonding at 532.1 eV.<sup>23</sup> The intensity of the O 1s peak corresponding to  $Sm(OH)_{x}$  was larger than that of  $Sm_2O_3$ . This result can be attributed to the oxygen vacancies in the Sm2O3 film leading to the moisture absorption property exposed to the air.<sup>18</sup> Furthermore, the  $SmTiO<sub>3</sub>$  film also comprised three peaks at

529.2, 530 and 531.3 eV, which we can assign to Sm–O binding, Sm–O–Ti binding<sup>24</sup> and oxygen vacancy<sup>25</sup>,



Fig. 5 Threshold voltage shift of the SmTiO<sub>3</sub> MOHOI-type TFT nonvolatile memory as a function of the (a) programming time (b) erasing time.

respectively. The O 1s peak corresponding to  $SmTiO<sub>3</sub>$  exhibits a larger intensity peak compared with  $Sm<sub>2</sub>O<sub>3</sub>$ . This result indicates that the reaction of  $TiO_x$  with Sm atom form a SmTiO<sub>3</sub> structure reducing the formation of a  $Sm_2O_3$  film.

Fig. 3 shows the transfer  $(I_{DS}-V_{GS})$  characteristics of the MOHOI-type TFT nonvolatile memories with  $Sm<sub>2</sub>O<sub>3</sub>$  and SmTiO<sub>3</sub> charge trapping layers after programming voltage at 15 V for 100 ms. The  $\kappa$  value of  $Sm_2O_3$  and  $SmTiO_3$  dielectric films was determined to be 8.6 and 11, respectively, from capacitance-voltage curve. The IGZO TFT nonvolatile memory with a  $SmTiO<sub>3</sub>$  charge trapping layer has a larger memory window (2.7 V) than that with  $Sm_2O_3$  charge trapping layer (1.7 V). The IGZO is a natural n-type semiconductor that generally only supplies electrons for charge transport in the channel. During electrical programming, electrons from the a-IGZO channel can be easily trapped in the  $SmTiO<sub>3</sub>$  by Fowler-Nordheim (F–N) tunneling. The high dielectric constant of  $SmTiO<sub>3</sub>$  film increased the effective electric field across the tunneling oxide, thus enhancing more electrons trapped in the SmTiO<sub>3</sub> film. The effective electric field across the  $SiO<sub>2</sub>$ tunneling layer in  $Sm_2O_3$  and  $SmTiO_3$  IGZO TFT memories was estimated to be 1.97 and 2.08 MV/cm, respectively.

Figs. 4(a) and (b) illustrate the band diagram of the  $SmTiO<sub>3</sub>$ IGZO TFT memory device after the programming and erasing operation. When the positive voltage pulse was applied for the program state, as shown in Fig. 4(a), the electrons accumulated in the IGZO channel were transferred into the  $SmTiO<sub>3</sub>$  trap layer. Therefore, the  $V<sub>TH</sub>$  is shifted to the positive direction. At this state, it can be expected that most electrons trapped in the SmTiO<sub>3</sub> trap layer were located in deep level states, because shallow levels of SmTiO<sub>3</sub> were mostly filled with inherent electrons.<sup>26</sup>The electrons should pass through the shallow level states to the deep level states. A large number of electrons located in the shallow level states of  $SmTiO<sub>3</sub>$  could act as some self-limiting elements due to their same polarity. Furthermore, for the case of erasing state shown in Fig. 4(b), the electrons accumulated in shallow levels can be firstly transported to the IGZO channel and the electrons trapped in deep levels are subsequently detrapped. Then, the required erase time for the erasing operation, which was involved with the trapping event into the deep levels of  $SmTiO<sub>3</sub>$ , may be longer than that for the program state, which was related to the charge transfer from the shallow levels of SmTiO<sub>3</sub>.

Fig. 5(a) illustrates the  $\Delta V_{TH}$  values of the SmTiO<sub>3</sub> MOHOItype TFT memory device as a function of the programming time under various gate voltage stresses, where drain and source are grounded. The  $\Delta V_{TH}$  is defined as the change in

threshold voltage between the virginal and programmed states. The F–N tunneling programming and erasing were used for



**Fig. 6** (a) Charge retention and (b) endurance characteristics for the  $Sm_2O_3$  and  $SmTiO_3$  MOHOI-type TFT nonvolatile

high-κ SmTiO<sub>3</sub> IGZO TFT nonvolatile memory operations. We find that the  $\Delta V_{TH}$  value increases with increasing the programming time. The amount of electrons, which are responsible for the shift of the  $V<sub>TH</sub>$ , trapped in the SmTiO<sub>3</sub> layer during the programming process is a function of the programming time, and hence it increases with increasing the programming time. In addition, program voltage was increased, memory window was also increased. After the programming condition of  $V_{GS}$  =15 V at 100 ms, the SmTiO<sub>3</sub> IGZO TFT memory device exhibits a large memory window of 2.7 V. The energy bandgap of  $SmTiO<sub>3</sub>$  film could be decreased by the incorporation of Ti into the  $\text{Sm}_2\text{O}_3$ .<sup>27</sup> This bandgap narrowing gives rise to a large conduction band offset to the trapping layer that facilitates the trapping of the electrons. The  $SmTiO<sub>3</sub>$  layer was employed to store the high density of injected electrons from the IGZO active layer, causing a large threshold voltage shift. Fig. 5(b) displays the  $\Delta V_{TH}$  value of the SmTiO<sub>3</sub> IGZO TFT memory device as a function of the erasing time under different gate voltage stresses (drain and source are grounded). The gate voltage-dependent erasing characteristics are investigated with a fixed erasing time of 100 ms. The  $\Delta V_{TH}$ decreases from -2.1 to -2.7 V as the erasing voltage decreases from -9 to -15 V, respectively.

Fig. 6(a) shows the data retention characteristics of the  $Sm<sub>2</sub>O<sub>3</sub>$  and  $SmTiO<sub>3</sub>$  MOHOI-type TFT memory devices measured at room temperature. In the programming state, the IGZO TFT memory device using a  $SmTiO<sub>3</sub>$  film has a lower charge loss (<15%) than that with a  $Sm<sub>2</sub>O<sub>3</sub>$  film, measured at  $10^5$  s. The addition of Ti into the  $Sm_2O_3$  created more deep trapping level in the SmTiO<sub>3</sub>. The trapping electrons transferred readily from shallow level to adjacent deeper level by lateral hopping.<sup>28</sup> Therefore, the good data retention characteristic can be related to the most of trapped charges are trapped in the deep trap states of  $SmTiO<sub>3</sub>$  dielectric. In the erasing state, there is almost no change in the  $V<sub>TH</sub>$  with time. Fig. 6(b) displays the endurance characteristics of the  $Sm_2O_3$  and  $SmTiO_3$  MOHOItype TFT memory devices under programming condition:  $V_{GS}$ =15 V for 100 ms and erasing condition:  $V_{GS}$ =-15 V for 100 ms. The IGZO TFT memory device featuring a  $SmTiO<sub>3</sub>$ film exhibited better endurance characteristics compared with Sm<sub>2</sub>O<sub>3</sub> film. A slight memory window narrowing occurred and individual threshold voltage shifts become visible in the program and erase states after 100 cycles. This behaviour may be attributed to a large number of storage charges causing the defects in the tunnel oxide during charge transportation process.<sup>29</sup> Another possible reason for narrowing of the memory window is that the IGZO film itself is sensitive to the atmosphere and becomes unstable under long time exposure to

TABLE I. Comparison of electrical characteristics for IGZO TFT memory devices fabricated with SiO2/IGZO/SiO2, Al2O3/IGZO/Al2O3, HfLaO/HfON/HfLaO,  $\text{SiO}_2/\text{Sm}_2\text{O}_3/\text{SiO}_2$ , and  $\text{SiO}_2/\text{SmTiO}_3/\text{SiO}_2$  stacked structures.

Gate stacks	Memory window (V)	P/E voltage (V) and time (ms)	Charge loss (10 <sup>3</sup> s)	P/E cycles
SiO <sub>2</sub> /IGZO/SiO <sub>2</sub>	5.6	$P: VG = 18$ for 10 $E: VG = -23$ for 100	>15%	<b>NA</b>
$Al_2O_3/IGZO/Al_2O_3$	3.8	P: VG= 14 for 10 $E: VG = -14$ for 10	> 30%	$10^3$
HfLaO/HfON/HfLaO	1.2	$P: VG = 8 for 1$ $E: VG = -8$ for 0.1	>60%	10 <sup>2</sup>
$SiO2/Sm2O3/SiO2$	1.7	P: VG= 15 for 100 E: VG= -15 for 100	>20%	$10^3$
$SiO2/SmTiO3/SiO2$	2.7	P: VG= 15 for 100 E: VG= -15 for 100	< 15%	10 <sup>4</sup>

air or electrical field stressing.<sup>30</sup> The trapped charge in the trapping layer easily escapes because of the film variation or is neutralized by the charges in the gate dielectric and gatedielectric/channel interface.<sup>31</sup> After  $10^4$  program/erase (P/E) cycles, the memory window of  $SmTiO<sub>3</sub>$  MOHOI-type TFT memory is still fixed around 2.2 V.

The important device parameters of MOHOI-type TFT memory devices are listed in table I, where the data from IGZO TFT memory devices using  $\left| \frac{\text{AGZO}}{\text{SiO}_2} \right|$  $Al_2O_3/IGZO/Al_2O_3$ HfLaO/HfON/HfLaO, 33  $SiO_2/Sm_2O_3/SiO_2$ , and  $SiO_2/SmTiO_3/SiO_2$  stacked structures are listed for comparison. Although our SiO<sub>2</sub>/SmTiO<sub>3</sub>/SiO<sub>2</sub> TFT memory has a low memory window and a high P/E voltage, it exhibits good data retention and endurance.

### **Conclusions**

In this paper, we compared the MOHOI-type TFT nonvolatile memory device with high- $\kappa$  Sm<sub>2</sub>O<sub>3</sub> and SmTiO<sub>3</sub> films as a charge trapping layer. The SmTiO<sub>3</sub> IGZO TFT nonvolatile memory exhibited a larger memory window (2.7 V), smaller charge loss (<  $15\%$  after  $10^5$  s) and better endurance performance  $(\sim 2.2 \text{ V after } 10^4 \text{ P/E cycles})$ , compared with  $Sm<sub>2</sub>O<sub>3</sub>$  IGZO TFT memory. These results are attributed to the  $SmTiO<sub>3</sub>$  structure with a high dielectric constant and the formation of deep trap states, resulting in the high probability for trapping the charge carrier. The high- $\kappa$  SmTiO<sub>3</sub> MOHOItype TFT nonvolatile memory device is considered as a promising candidate for SOP applications.

### **Acknowledgement**

This work was supported by the National Science Council, Taiwan, Republic of China, under contract no. NSC-102-2221- E-182-072-MY3.

### **References**

- 1 K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, Nature, 2004, **432**, 488.
- 2 J. Y. Kwon, K. S. Son, J. S. Jung, T. S. Kim, M. K. Ryu, K. B. Park, B. W. Yoo, J. W. Kim, Y. G. Lee, K. C. Park, S. Y. Lee, and J. M. Kim, IEEE Electron Device Lett., 2008, **29**, 1309.
- 3 S. Chen, W. P. Zhang, X. M. Cui, S. J. Ding, Q. Q. Sun, and W. Zhang, Appl. Phys. Lett., 2014, **104**, 103504.
- 4 J. Jang, J. C. Park, D. Kong, D. M. Kim, J. S. Lee, B. H. Sohn, I. H. Cho, and D. H. Kim, IEEE Trans. Electron Devices, 2011, **58**, 3940.
- 5 A. Suresh, S. Novak, P. Wellenius, V. Misra, and J. F. Muth, Appl. Phys. Lett., 2009, **94**, 123501.
- 6 H. H. Nguyen, V. D. Nguyen, T. T. Trinh, K. Jang, K. Baek, J. Raja, and J. Yi, J. Electrochem. Soc. 2011, **158**, H1077.
- 7 J. S. Jung, S. H. Rha, U. K. Kim, Y. J. Chung, Y. S. Jung, J. H. Choi, and C. S. Hwang, Appl. Phys. Lett., 2012, **100**, 183503.
- 8 S. Chen, X. M. Cui, S. J. Ding, Q. Q. Sun, T. Nyberg, S. L. Zhang, and W. Zhang, IEEE Electron Device Lett., 2013, **34**, 1008.
- 9 T. T. Trinh, V. D. Nguyen, H. H. Nguyen, J. Raja, J. Jang, K. Jang, K. Baek, V. A. Dao, and J. Yi, Appl. Phys. Lett., 2012, **100**, 143502.
- 10 T. H. Hsu, H. C. You, F. H. Ko, and T. F. Lei, J. Electrochem. Soc., 2006, **153**, G934.
- 11 T. M. Pan and W. W. Yeh, IEEE Trans. Electron Devices, 2008, **55**, 2354.
- 12 C. Ye, H. Wang, J. Zhang, Y. Ye, Y. Wang, B. Wang, and Y. Jin, J. Appl. Phys., 2010, **107**, 104103.
- 13 M. Liu, L. D. Zhang, G. He, X. J. Wang, and M. Fang, J. Appl. Phys., 2010, **108**, 024102.
- 14 Y. H. Lin, C. H. Chien, T. Y. Yang, and T. F. Lei, J. Electrochem. Soc., 2007, **154**, H619.
- 15 T. M. Pan and F. H. Chen, Semicond. Sci. Technol. 26, 045004 (2011).
- 16 V. A. Rozhkov, A. Y. Trusova, and I. G. Berezhnoy, Thin Solid Films, 1998, **325**, 151.
- 17 H. Yang, H. Wang, H. M. Luo, D. M. Feldmann, P. C. Dowden, R. F. Depaula, and Q. X. Jia, Appl. Phys. Lett., 2008, **92**, 062905.
- 18 Y. Zhao, M. Toyama, K. Kita, K. Kyuno, and A. Toriumi, Appl. Phys. Lett., 2006, **88**, 072904.
- 19 R. B. van Dover, Appl. Phys. Lett., 1999, **74**, 3041.
- 20 T. M. Pan, L. C. Yen, C. C. Huang, and W. C. Lin, Electrochem. Solid-State Lett., 2009, **12**, G27.
- 21 Y. A. Teterin and A. Y. Teterin, Russ. Chem. Rev., 2002, **71**, 347.
- 22 S. H. Hwang, J. Song, Y. Jung, O. Y. Kweon, H. Song, and J. Jang, Chem. Commun., 2011,**47**, 9164.
- 23 S. Jeon and H. Hwang, J. Appl. Phys., 2003, **93**, 6393.
- 24 J. F. Moulder, W. F. Stickle, P. E. Sobol, and K. D. Bomben, Handbook of X-Ray Photoelectron Spectroscopy: A Reference Book of Standard Spectra for Identification and Interpretation of XPS Data, Physical Electronics. Chanhassen, Mn., 1995.
- 25 Y. Jeong, C. Bae, D. Kim, K. Song, K. Woo, H. Shin, G. Cao, and J. Moon, ACS Appl. Mater. Inter., 2010, **3**, 611.
- 26 J. Y. Bak, M. K. Ryu, S. H. K. Park, C. S. Hwang, and S. M. Yoon, IEEE Trans. Electron Device, 2014, **61**, 2404.
- 27 L. Fleming, C. C. Fulton, G. Lucovsky, J. E. Rowe, M. D. Ulrich, and J. Luning, J. Appl. Phys., 2007, **102**, 033707.
- 28 T. S. Chen, K. H. Wu, H. Chung, and C. H. Kao, IEEE Electron Device Lett., 2004, **25**, 205.
- 29 W. R. Chen, T. C. Chang, J. L. Yeh, S. M. Sze, and C. Y. Chang, Appl. Phys. Lett., 2008, **92**, 152114.
- 30 D. Kang, H. Lim, C. J. Kim, I. Song, and J. G. Chung, Appl. Phys. Lett. 2007, **90**, 192101.
- 31 M. F. Hung, Y. C. Wu, J. J. Chang, and K. S. Chang-Liao, IEEE Electron Device Lett., 2013, **34**, 75.
- 32 H. Yin, S. Kim, H. Lim, Y. Min, C. J. Kim, I. Song, J. Park, S. W. Kim, A. Tikhonovsky, J. Hyun, and Y. Park, IEEE Trans. Electron Devices, 2008, **55**, 2071.

33 N. C. Su, S. J. Wang, and A. Chin, IEEE Electron Device Lett., 2010, **31**, 201.