# Nanoscale

# Accepted Manuscript



This is an *Accepted Manuscript*, which has been through the Royal Society of Chemistry peer review process and has been accepted for publication.

*Accepted Manuscripts* are published online shortly after acceptance, before technical editing, formatting and proof reading. Using this free service, authors can make their results available to the community, in citable form, before we publish the edited article. We will replace this *Accepted Manuscript* with the edited and formatted *Advance Article* as soon as it is available.

You can find more information about *Accepted Manuscripts* in the [Information for Authors](http://www.rsc.org/Publishing/Journals/guidelines/AuthorGuidelines/JournalPolicy/accepted_manuscripts.asp).

Please note that technical editing may introduce minor changes to the text and/or graphics, which may alter content. The journal's standard [Terms & Conditions](http://www.rsc.org/help/termsconditions.asp) and the Ethical quidelines still apply. In no event shall the Royal Society of Chemistry be held responsible for any errors or omissions in this *Accepted Manuscript* or any consequences arising from the use of any information it contains.



www.rsc.org/nanoscale

# **Large-area Synthesis of Monolayer WSe2 on SiO2/Si Substrate and its**

# **Device Applications**

Jian Huang,<sup>1</sup> Lei Yang,<sup>1</sup> Dong Liu,<sup>2</sup> Jingjing Chen,<sup>3</sup> Qi Fu,<sup>1</sup> Yujie Xiong,<sup>2</sup>

Fang Lin,<sup>3</sup> Bin Xiang<sup>1\*</sup>

- <sup>1</sup> Department of Materials Science & Engineering, CAS key Lab of Materials for Energy Conversion, University of Science and Technology of China, Hefei, Anhui 230026, P. R. China
- \* E-mail: binxiang@ustc.edu.cn
- <sup>2</sup> Hefei National Laboratory for Physical Sciences at the Microscale, Collaborative Innovation Center of Chemistry for Energy Materials, and School of Chemistry and Materials Science, University of Science and Technology of China, Hefei, Anhui 230026, P. R. China
- <sup>3</sup> State Key Laboratory for Mesoscopic Physics, Department of Physics, Peking University, Beijing 100871, China

# **Abstract**

Recently two-dimensional layered semiconductors with promising electronic and optical properties, have opened up a new way for applications in atomically thin electronics and optoelectronics. Here we report a large-area growth of monolayer  $WSe<sub>2</sub>$  directly on  $SiO<sub>2</sub>/Si$  substrate by chemical vapor deposition (CVD) method under atmosphere pressure. A sub-cooling step was demonstrated as a key role to achieve this large-area growth. The monolayer configuration of the as-grown  $WSe<sub>2</sub>$ was proven by spherical-aberration-corrected high resolution scanning transmission electron microscopy (HRSTEM), atomic force microscopy (AFM), Raman spectroscopy and photoluminescence (PL) spectroscopy. P-type behavior of as-grown monolayer WSe<sub>2</sub> with mobility of  $\sim 0.2$  cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> and carrier concentration of  $1.11 \times 10^{18}$  cm<sup>-3</sup> was confirmed by back-gated field effect transistor (FET) devices. This large-area growth directly on  $SiO<sub>2</sub>/Si$  substrate provides a new way to meet the industrial manufacturing requirements.

# **Introduction**

Monolayer transition metal dichalcogenides (TMDs), such as  $M_0S_2$ ,  $WS_2$ ,  $M_0S_2$ , and WSe<sub>2</sub>, have attracted considerable interest due to their promising electronic and optical<sup>1-7</sup> properties that are complementary to yet distinct from graphene<sup>8</sup> and boron nitride.<sup>9,10</sup> Flexible, nearly transparent characters with a direct band gap of 1.6 eV enable monolayer WSe<sub>2</sub> to fulfill the most basic requirement for electronic and optoelectronic devices.<sup>11-13</sup> Monolayer WSe<sub>2</sub> consists of three layer atoms, the selenium atoms in two hexagonal planes separated by a plane of tungsten atoms. In monolayer WSe<sub>2</sub>, the pristine surface with free of dangling bonds dramatically decreases the surface roughness scattering, resulting in high carrier mobility and better channel charge modulation by gate voltage. $^{14}$ 

Most of monolayer  $WSe<sub>2</sub>$  is commonly obtained from mechanical exfoliation.<sup>11-18</sup> However, the size of these transferred  $WSe<sub>2</sub>$  is too small with lack of uniformity which hinders them from being processed for devices. There are few reports on synthesis of large area monolayer  $WSe_2$  compared to  $MoS_2$ .<sup>19-24</sup> Physical vapor deposition (PVD) method has been employed to synthesize the monolayer  $WSe<sub>2</sub>$  by using the sapphire substrate, but the size of the monolayer  $WSe<sub>2</sub>$  is too small as well.<sup>25</sup> Most recently, large-area synthesis of monolayer  $WSe<sub>2</sub>$  on sapphire substrate in a vacuum environment by CVD has been reported.<sup>26</sup> However, the expensive sapphire substrate increases the industrial manufacture cost and complicates the device fabrication process. In addition, the vacuum growth condition also increases the manufacture cost. Here we report a large area synthesis of

monolayer WSe<sub>2</sub> directly on SiO<sub>2</sub>/Si substrate at atmosphere pressure by CVD method. The atomic analysis of the as-grown  $WSe<sub>2</sub>$  was conducted by spherical-aberration-corrected HRSTEM and AFM. Elemental composition and bonding were examined by X-ray photoelectron spectroscopy (XPS). Raman spectroscopy was utilized to identify the monolayer configuration of the as-grown WSe<sub>2</sub>. A strong photoluminescence peak at a wavelength of  $770 \text{ nm}$  (1.61 eV) was observed at room temperature in the as-grown monolayer WSe<sub>2</sub>. This as-grown monolayer  $WSe<sub>2</sub>$  was employed for fabrication of back-gated FET devices. Its photo-response was also investigated under a laser illumination with a wavelength of 514 nm.

# **Results and Discussions**

The monolayer  $WSe<sub>2</sub>$  growth was conducted in a traditional tube furnace at atmosphere pressure [details in Methods]. The furnace temperature was heated to 925 ˚C followed by a sub-cooling step to a lower temperature and was kept for 15 minutes. This lower temperature was treated as the monolayer growth temperature. At 925 ˚C followed by this sub-cooling process,  $WO_3$  first suffered a reduction reaction with  $H_2$ without incorporation of selenium, forming a transition phase of  $WO_{(3-x)}$ . It was subsequently transported onto the growth substrate by carrier gas. Without this sub-cooling process, there is no growth observed on the substrate. The introduction of the sub-cooling process brings the system much less turbulence induced from vibration of the temperature. It helps the nucleation and growth. In the presence of the growth temperature, it triggered a reaction between  $WO_{(3-x)}$  and selenium on the

substrate, leading to the formation of  $WSe<sub>2</sub>$  nuclei and growth. As we cooled the furnace to 835  $\degree$ C, monolayer WSe<sub>2</sub> growth was obtained as shown in Figure 1a. However, a few  $WSe<sub>2</sub>$  nano-islands were observed on the top of as-grown monolayer WSe<sub>2</sub>. It could be due to precursor lower diffusion velocity at lower temperature, resulting in precursor short diffusion length. After the formation of the monolayer WSe<sub>2</sub>, the precursor remnants with short diffusion length could be easily trapped by as-grown monolayer WSe<sub>2</sub>. As a result, continuous nucleation and growth happened on the surface of the as-grown monolayer  $WSe<sub>2</sub>$ . To remove those nano-islands for high quality of monolayer growth, we intentionally cooled the furnace down to 850 ˚C instead of 835 ˚C, which causes a larger diffusion velocity in the precursor transport. Once achieving a longer diffusion length, less precursors could be trapped by the surface of as-grown monolayer  $WSe<sub>2</sub>$  shown in Figure 1b. As the growth temperature went to 875 °C, the precursor diffusion length became longer leading to much less nano-islands overlaying the surface of as-grown monolayer  $WSe<sub>2</sub>$  as shown in Figure 1c. However, too high growth temperature generally causes too long precursor diffusion length, which causes much less nucleation process occurred on the substrate. It explains why we are not able to achieve  $WSe<sub>2</sub>$  growth when the growth temperature went to 900 °C. The thickness of as-grown monolayer  $WSe<sub>2</sub>$  was characterized by AFM. The height profile in Figure 1d indicated the measured thickness was  $\sim 0.8$  nm in consistence with reported value.<sup>14,15,26</sup>

Raman spectroscopy and PL are utilized for the identification of  $WSe<sub>2</sub>$  layer number and band gap size.<sup>27,28</sup> Two typical Raman active modes at  $249 \text{ cm}^{-1}$  and  $260$ 

cm<sup>-1</sup> (Figure 2a) were observed in our as-grown monolayer WSe<sub>2</sub>.  $E_{2g}^{1}$  (249 cm<sup>-1</sup>) represents in-plane vibration and  $A_{1g}$  (260 cm<sup>-1</sup>) is correlated with the vibration of selenium atoms along the out-of-plane direction. As for multilayered  $WSe<sub>2</sub>$ , the Van der Waals force induced interactions between adjacent layers result in presence of a peak around 308 cm<sup>-1 16,26</sup> In general, this special peak has been assigned to confirm the monolayer configuration for WSe<sub>2</sub> instead of peak spacing between  $E_{2g}^1$  and  $A_{1g}$ <sup>16,26,29</sup> As shown in Figure 2b, there is no peak observed around 308 cm<sup>-1</sup>, which indicates monolayer configuration in our as-grown  $WSe<sub>2</sub>$ . PL in Figure 2c demonstrates a direct band gap of  $\sim 1.6$  eV observed in our as-grown monolayer WSe<sub>2</sub> at room temperature, in agreement with the reported value of monolayer WSe<sub>2</sub>.<sup>26,30,31</sup>

X-ray photoelectron spectroscopy (XPS) is an effective tool to examine the elemental composition and binding energy. The binding energy profile for W 4f was demonstrated in Figure 3a. The peaks at 32.6 and 34.8 eV (red line and green line) were assigned to the doublet W  $4f_{7/2}$  and W  $4f_{5/2}$  binding energies, respectively. The Se peaks at 54.9 and 55.7 eV (Figure 3b) were indexed to be Se  $3d_{5/2}$  and Se  $3d_{3/2}$ respectively. These results are in agreement with previous reported values.<sup>26,32,33</sup> We also observed a weak peak around 35 eV shown in Figure 3a, which could be due to the oxidation reaction during sample preparation.<sup>26</sup> The atom proportions of W 4f and Se 3d are 3.9% and 6.31% respectively. Comparing with the integral area covered by the peaks of  $W^{4+}$  and  $W^{6+}$ , we achieved the percentage of  $W^{4+}$  and  $W^{6+}$  atoms with the value of 82.2% and 17.8%, respectively. As a result, the atomic ratio of W:Se is

calculated to be 0.508, which is larger than the value of 0.5. Since the monolayer WSe<sub>2</sub> growth is from a selenization reaction of  $WO_{3-x}$ , the larger atomic ratio could be from the contribution of the reduced tungsten oxide of  $WO_{3-x}$ .<sup>34,35</sup> Spherical-aberration-corrected HRSTEM was applied to examine the atomic structure of the as-grown monolayer  $WSe_2$ . The  $WSe_2$  were transferred to a TEM grid with the aid of the poly (methyl methacrylate) (PMMA) solution.<sup>20,21</sup> The TEM image of the transferred WSe<sub>2</sub> film was shown in Figure 3c. The selected area electron diffraction (SAED) pattern in the inset of Figure 3c presented one set of six-fold symmetry diffraction spots with a zone axis of [001]. The defect-free structure of the monolayer WSe<sub>2</sub> at the atomic level was demonstrated by HRSTEM image in Figure 3d. The brighter and dimmer dots in the honeycomb-like structure dependent on the atomic number represent the W and Se atoms, respectively. The lattice constants were measured to be a = b  $\sim$  0.33 nm (Figure 3d) consistent with the reported WSe<sub>2</sub> materials. $26,36$ 

To evaluate the electronic property of the synthesized monolayer  $WSe<sub>2</sub>$ , back-gated FET devices were fabricated by electron-beam lithography. The electrodes were 10 nm Ti  $/$  50 nm Au on top of the as-grown monolayer WSe<sub>2</sub>. An annealing process was applied to the fabricated devices at 110  $\degree$ C for 1 h in vacuum to improve the contact between the electrodes and  $WSe_2$ .<sup>14,37</sup> The typical  $I_{ds}$ -V<sub>ds</sub> plots of the FET device were shown in Figure 4a. It indicates that the drain current increases as an increase of negative gate, which suggests a typical p-type behavior in as-grown monolayer WSe<sub>2</sub>-based FET device. The  $I_{ds}$ -V<sub>gs</sub> plot was demonstrated in Figure 4b

by constantly applying a voltage of -2 V between source and drain. It also indicates a p-type behavior in our as-grown monolayer  $WSe<sub>2</sub>$ . The field-effect mobility of charge carriers was calculated to be  $\sim 0.2$  cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> by using an expression of  $\mu =$  $\left|\frac{dl_{ds}}{dV_g}\right| \times \left[\frac{L}{W C_i V_{ds}}\right],^{2,14}$  where L and W are the length and width of the device channel, respectively.  $C_i$  is the capacitance of the gating oxide ( $C_i=1.17\times10^{-4}$  Fm<sup>-2</sup> for 300 nm  $SiO<sub>2</sub>$ ), and  $V<sub>g</sub>$  is the voltage applied as the back gate voltage. Our calculated carrier mobility is one order smaller than the reported value.<sup>31</sup> In our as-grown monolayer WSe<sub>2</sub>, there are some grain boundaries observed on the surface as shown by AFM image in Figure 1d. This low field-effect mobility could be due to those grain boundaries in as-grown monolayer  $WSe<sub>2</sub>$ . The grain boundaries cause the carriers experiencing more scattering events during the transport, which decreases the carrier mobility. From the expression of  $n = \sigma/\mu q$ <sup>38</sup>, the hole carrier concentration was calculated to be  $\sim 1.11 \times 10^{18}$  cm<sup>-3</sup>.

To investigate the device photo-response, the electrical property of the FET device was studied in dark and under different laser illumination intensities ranging from 11.7  $\mu$ W to 23.3 nW (Figure 4c). The photocurrent I<sub>ph</sub> ( I<sub>ph</sub> = I<sub>illuminated</sub> - I<sub>dark</sub>) becomes larger with an increase of  $V_{ds}$ , resulting from the raise of the carrier drift velocity and the reduction of the carrier transit time.<sup>5</sup> The photocurrent was also enhanced with a dependence of the increased laser intensity. Figure 4d shows the power density dependence of the photocurrent extracted from Figure 4c. By fitting the plot with  $I_{ph} \sim P^{\alpha}$ , we obtained  $\alpha$  with the value of 0.34, which is smaller than the reported value. The small value of α indicates that only part of absorbed photons are

transformed into photocurrent. The lost of photocurrent could be mainly due to boundary scattering during the photo-generated carrier transport in the as-grown monolayer WSe<sub>2</sub>, which causes a short photo-carrier lifetime with a fast recombination of photo-generated carriers. In addition, the high contact resistance observed in our FET device also gives a rise to low photocurrent. The photo-gain (G) can be calculated by equation of  $G=(I_{ph}/e)/(PS/hv)=hvR\lambda/e$ , where  $I_{ph}$  is the photocurrent, *e* is the electron charge, *P* is the incident laser intensity, *S* is the effective area, *h* is the Planck's constant, *v* is the light frequency,  $R_{\lambda}$  is the photo-responsivity.<sup>39</sup> We have a calculated photo-gain *G* of 0.04 and photo-responsivity  $R_{\lambda}$  of 20 mAW<sup>-1</sup> at  $V_g = 0$ , and  $V_{ds} = 4V$ . The calculated value of photo-responsivity is much smaller than the reported phototransistors based on GaTe nanosheets or Si nanowires.<sup>39,40</sup> But our calculated value is comparable to the reported value of other monolayer 2D materials.<sup>41</sup> The boundary scattering and the large contact resistance could be mainly responsible for the low photo-responsivity in 2D materials.

# **Conclusions**

In summary, we have successfully synthesized high quality of large area monolayer WSe<sub>2</sub> directly on  $SiO<sub>2</sub>/Si$  substrate by CVD method at atmosphere pressure. A sub-cooling step was demonstrated as an important key to achieve large area monolayer WSe<sub>2</sub> growth, which should be also applicable to obtain large area growth of other monolayer TMD materials. Large area monolayer growth directly on SiO2/Si substrate facilitates subsequent cost-effective device fabrication process. The

electronic and photo-response properties of the as-grown monolayer  $WSe<sub>2</sub>$  were confirmed by back-gated FET devices, exhibiting high potential for future optoelectronic applications.

# **Methods**

# **Growth of monolayer WSe<sup>2</sup>**

The  $WO_3$  powder  $(0.25 g)$  was placed in an alumina boat at the center of the furnace chamber. The  $SiO<sub>2</sub>/Si$  substrate which is heavily doped silicon substrate coated with  $300$ -nm-thick SiO<sub>2</sub> was faced down and placed on the top of the boat. The resistivity of the substrate was 1-3  $\Omega$ ·cm. The SiO<sub>2</sub>/Si substrate was placed at 4 cm away from the center of the furnace at downstream side. Another alumina boat containing selenium powder (0.03 g) was located at the upstream side of the chamber with 16.5 cm far from the center of the furnace. This location temperature is slightly higher than the melting point of selenium. During the growth process, the precursor vapor were transported to the  $SiO<sub>2</sub>/Si$  substrate by a carrier gas of mixture of argon and hydrogen (5% hydrogen) with a flow rate of 50 sccm.

The furnace temperature was heated from room temperature to 925 ˚C at a rate of 30 ˚C/min. As long as temperature reaches 925 ˚C, a sub-cooling step was followed during the process. Furnace temperature was cooled from 925 ˚C down to a certain temperature (T) via several minutes ( $\Delta t$ ) to gain the WSe<sub>2</sub> growth. After kept in this growth temperature (T) for 15 minutes, the furnace was cooled down to room temperature naturally. The monolayer  $WSe<sub>2</sub>$  growth under three different growth

temperature 835˚C, 850 ˚C and 875 ˚C with different cooling time of 30 min, 40 min and 50 min, respectively was demonstrated.

# **TEM sample preparation**

We spin-coated a PMMA layer onto the top of monolayer  $WSe_2$  on  $SiO_2/Si$  substrate at 3000 r.p.m. for 60s. Then the substrate was immersed in 5 M KOH solution. KOH solution etched the  $SiO<sub>2</sub>$  layer causing the PMMA/WSe<sub>2</sub> layer peeled off from the substrate. Subsequently, the PMMA/WS $e_2$  layer was transferred to deionized water to remove the KOH solution. Finally, the layer was scooped onto a TEM grid. The transferred sample was washed several times by acetone to remove the PMMA.

# **FET device fabrication**

As-grown monolayer WSe<sub>2</sub> were coated with PMMA, then baked at 140  $\degree$ C for 5 min. The electrode patterns were designed by using an electron-beam lithography system. After development in developer solution for 20s, electrode contact patterns were coated 10 nm Ti and 50 nm Au on top by e-beam evaporation process. The rate of deposition of titanium and gold was maintained at 0.02 and 0.05 nm/s, respectively. After the deposition, the devices were lift off, then baked for 1 h at 110  $^{\circ}$ C under vacuum environment to improve the contacts between the metal electrodes and the monolayer WSe<sub>2</sub>.

# **Acknowledgements**

This work was supported by National Natural Science Foundation of China (NSFC) (21373196, 91123010), the Recruitment Program of Global Experts, and the

Fundamental Research Funds for the Central Universities (WK2060140014 and WK2340000050).

## **REFERENCES**

1. Q. Wang, K. Kalantar-Zadeh, A. Kis, J. N. Coleman, and M. S. Strano, *Nat. Nanotechnol.*, 2012, **6**, 699-712.

2. B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti and A. Kis, *Nat. Nanotechnol.*, 2011, **6**, 147-150.

3. R. V. Kashid, D. J. Late, S. S. Chou, Y-K. Huang, M. De, D. S. Joag, M. A. More and V. P. Dravid, *Small*, 2013, **9**, 2730-2734.

4. S. Kim, A. Konar, W-S. Hwang, J. H. Lee, J. Lee, J. Yang, C. Jung, H. Kim, J-B. Yoo, J-Y. Choi, Yong Wan Jin1, S, Y, Lee, D, Jena, W, Choi and K, Kim, *Nat. Commun.*, 2012, DOI: 10.1038/ncomms2018.

5. O. Lopez-Sanchez, D. Lembke, M. Kayci, A. Radenovic and A. Kis, *Nat. Nanotechnol.*, 2013, **8**, 497-501.

6. M. Bernardi, M. Palummo and J. C. Grossman, *Nano Lett.*, 2013, **13**, 3664-3670.

7. M. Fontana, T. Deppe, A. K. Boyd, M. Rinzan, A. Y. Liu, M. Paranjape and P. Barbara, *Sci.Rep.*, 2013, DOI: 10.1038/srep01634.

8. A. Geim and K. Novoselov, *Nat. Mater.*, 2007, **6**, 183-191.

9. C. Jin, F. Lin, K. Suenaga and S. Iijima, *Phys. Rev. Lett.*, 2009, DOI: 10.1103/PhysRevLett.102.195505.

10. L. Ci, L. Song, C. Jin, D. Jariwala, D. Wu, Y. Li, A. Srivastava, Z. F. Wang, K.

Storr, L. Balicas, F. Liu and P. M. Ajayan, *Nat. Mater.*, 2010, **9**, 430-435.

- 11. A. Pospischil, M. Furchi and T. Mueller, *Nat. Nanotechnol.*, 2014, **9**, 257-261.
- 12. B. W. H. Baugher, H. O. H. Churchill, Y, Yang and P. Jarillo-Herrero, *Nat. Nanotechnol.*, 2014, **9**, 262-267.
- 13. J. S. Ross, P. Klement, A. M. Jones, N. J. Ghimire, J.Yan, D. G. Mandrus, T. Taniguchi, K. Watanabe, K. Kitamura, W. Yao, D. H. Cobden and X. Xu, *Nat. Nanotechnol.*, 2014, **9**, 268-272.
- 14. W. Liu, J. Kang, D. Sarkar, Y. Khatami, D. Jena and K. Banerjee, *Nano Lett.*, 2013, **13**, 1983-1990
- 15. H. Fang, S. Chuang, T. C. Chang, K. Takei, T. Takahashi and A. Javey, *Nano Lett.*, 2012, **12**, 3788-3792.
- 16. H. Li, G. Lu, Y. Wang, Z. Yin, C. Cong, Q. He, L. Wang, F. Ding, T. Yu, and H. Zhang, *Small*, 2013, **9**, 1974-1981
- 17. A. Allain and A. Kis, *ACS Nano*, 2014, **8**, 7180-7185.
- 18. A. M. Jones, H. Yu, N. J. Ghimire, S. Wu, G. Aivazian, J. S. Ross, B. Zhao, J. Yan,
- D. G. Mandrus, D. Xiao, W. Yao and X . Xu, *Nat. Nanotechnol.*, 2013, **8**, 634-638.
- 19. Y-H. Lee, X-Q. Zhang, W. Zhang, M-T. Chang, C-T. Lin, K-D. Chang, Y-C. Yu,
- J. T-W. Wang, C-S. Chang, L-J. Li and T-W. Lin, *Adv. Mater.*, 2012, **24**, 2320-2325.
- 20. S. Najmaei, Z. Liu, W. Zhou, X. Zou, G. Shi, S. Lei, B. I. Yakobson, J-C.Idrobo, P. M. Ajayan and J. Lou, *Nat. Mater.*, 2013, **12**, 754-759.
- 21. A. M. van der Zande, P. Y. Huang, D.A. Chenet, T. C. Berkelbach, Y. You, G-H.
- Lee, T. F. Heinz, D. R. Reichman, D. A. Muller and J. C. Hone, *Nat. Mater.*, 2013, **12**, 554-561.

- 22. Y-H. Lee, L. Yu, H. Wang, W. Fang, X. Ling, Y. Shi, C-T. Lin, J-K. Huang, M-T.
- Chang, C-S. Chang, M. Dresselhaus, T. Palacios, L-J. Li and J. Kong, *Nano Lett.*, 2013, **13**, 1852-1857.
- 23. K-K. Liu, W. Zhang, Y-H. Lee, Y-C. Lin, M-T. Chang, C-Y. Su, C-S. Chang, H. Li, Y. Shi, H. Zhang, C-S Lai, and L-J Li, *Nano Lett.*, 2012, **12**, 1538-1544.
- 24. Y. Yu, C. Li, Y. Liu, L. Su , Y. Zhang and L. Cao, *Sci.Rep.*, 2013, DOI: 10.1038/srep01866.
- 25. K. Xu, Z. Wang, X. Du, M. Safdar1, C. Jiang and J. He, *Nanotechnology*, 2013, DOI: 10.1088/0957-4484/24/46/465705.
- 26. J-K. Huang, J. Pu, C-L. Hsu, M.-H. Chiu, Z-Y. Juang, Y-H. Chang, W-H. Chang, Y. Iwasa, T. Takenobu, L.-J. Li, *ACS Nano*, 2014, **8**, 923-930.
- 27. H. Li, Q. Zhang, C. C. R. Yap, B. K. Tay, H. T. Teo, A. Olivier and D. Baillargeat, *Adv. Funct. Mater.*, 2012, **22**, 1385-1390.
- 28. G. Eda, H. Yamaguchi, D. Voiry, T. Fujita, M. Chen and M. Chhowalla, *Nano Lett.*, 2011, **11**, 5111-5116.
- 29. P. Tonndorf, R. Schmidt, P. Böttger, X. Zhang, J. Börner, A. Liebig, M. Albrecht, C. Kloc, O. Gordan, D. R. T. Zahn, S. M. de Vasconcellos and R. Bratschitsch, *Opt. Express*, 2013, **21**, 4908-4916
- 30. W. Zhao, Z. Ghorannevis, L. Chu, M. Toh, C. Kloc, P-H. Tan and G. Eda, *ACS Nano*, 2013, **7**, 791-797
- 31. W. Zhang, M-H. Chiu, C-H. Chen, W. Chen, L-J. Li, and A. T. S. Wee, *ACS Nano*, 2014, **8**, 8653-8661.

32. H. Wang, D. Kong, P. Johanes, J. J. Cha, G. Zheng, K. Yan, N. Liu and Yi Cui, *Nano Lett.*, 2013, **13**, 3426-3433.

33. N. D. Boscher, C. J. Carmalt and Ivan P. Parkin, *J. Mater. Chem.*, 2006, **16**, 122-127.

34. A. Margolin, R. Rosentsveig, A. Albu-Yaron, R. Popovitz-Biro and R. Tenne, *J. Mater. Chem.*, 2004, **14**, 617-624.

35. K. Xu, F. Wang, Z. Wang, X. Zhan, Q. Wang, Z. Cheng, M. Safdar and J. He, *ACS Nano*, 2014, **8**, 8468-8476.

36. Y. Ding, Y. Wang, J. Ni, L. Shi, S. Shi and W. Tang, *Physica B*, 2011,**406**, 2254-2260.

37. H. Qiu, L. J. Pan, Z. N. Yao, J. J. Li, Y. Shi and X. R. Wang, *Appl. Phys. Lett.*, 2012, DOI: 10.1063/1.3696045.

38. Z. Wang, J. Jie, F. Li, L. Wang, T. Yan, L. Luo , B. Nie, C. Xie, P. Jiang, X. Zhang, Y. Yu and C. Wu, *Chem. Plus. Chem.*, 2012, **77**, 470-475.

39. Z. Wang, K. Xu, Y. Li, X. Zhan, M. Safdar, Q. Wang, F. Wang and J. He, *ACS Nano*, 2014, **8**, 4859-4865.

40. A. Zhang, H. Kim, J. Cheng and Y-H, Lo, *Nano Lett.*, 2010, **10**, 2117-2120.

41. Z. Yin, H. Li, H. Li, L. Jiang, Y. Shi, Y. Sun, G. Lu, Q. Zhang, X. Chen and H. Zhang, *ACS Nano*, 2012, **6**, 74-80.

**Nanoscale Accepted Manuscript**

Nanoscale Accepted Manuscript



# Figure 1. The morphology of monolayer  $WSe<sub>2</sub>$  grown directly on  $SiO<sub>2</sub>/Si$  substrate at different growth temperature by CVD method. (a) 835°C (b) 850°C (c) 875°C. (d) Height profile of monolayer WSe<sub>2</sub> characterized by AFM, showing a thickness of ∼0.8 nm as measured along the white dotted line.

# **Figures**



Figure 2. Raman and PL characterization of monolayer  $WSe<sub>2</sub>$  at different growth temperature. Raman spectra of the monolayer WSe<sub>2</sub> in a range of (a)  $200-300$  cm<sup>-1</sup> and (b)  $300-400$ cm<sup>-1</sup>. (c) Photoluminescence spectra of the monolayer  $WSe<sub>2</sub>$  grown at different growth temperature (excitation wavelength: 514 nm).



Figure 3. XPS and electron microscopy characterization of as-grown monolayer  $WSe_2$ . (a) XPS spectrum of W 4f and (b) XPS spectrum of Se 3d. (c) TEM image of monolayer WSe<sub>2</sub> transferred to a TEM grid. Inset: the SAED pattern demonstrating a single crystal of hexagonal structure (d) HRSTEM image of monolayer WSe<sub>2</sub> shows its defect-free atomic lattices. The inset cartoon spheres represent the W and Se atoms, respectively.



Figure 4. Electrical characterization of monolayer WSe<sub>2</sub> based back-gated FET device. (a)  $I_{ds}$ - $V_{ds}$  plots of back-gated FET under different gate voltages. Inset: Schematic illustration of FET device. (b)  $I_{ds}$ - $V_{gs}$  plot of monolayer WSe<sub>2</sub> based FET at  $V_{ds}$ = - 2 V. (c) Drain-source  $(I_{ds}-V_{ds})$  behavior of the monolayer WSe<sub>2</sub> FET device in the dark and under different illumination intensities. (d) The power density dependence of the photocurrent at  $V_g=0$  and  $V_{ds}=4V$ (ON state).