

Nanoscale

Accepted Manuscript



This is an *Accepted Manuscript*, which has been through the Royal Society of Chemistry peer review process and has been accepted for publication.

Accepted Manuscripts are published online shortly after acceptance, before technical editing, formatting and proof reading. Using this free service, authors can make their results available to the community, in citable form, before we publish the edited article. We will replace this *Accepted Manuscript* with the edited and formatted *Advance Article* as soon as it is available.

You can find more information about *Accepted Manuscripts* in the [Information for Authors](#).

Please note that technical editing may introduce minor changes to the text and/or graphics, which may alter content. The journal's standard [Terms & Conditions](#) and the [Ethical guidelines](#) still apply. In no event shall the Royal Society of Chemistry be held responsible for any errors or omissions in this *Accepted Manuscript* or any consequences arising from the use of any information it contains.

Cite this: DOI: 10.1039/c0xx00000x

www.rsc.org/xxxxxx

COMMUNICATION

Inorganic Proton Conducting Electrolyte Coupled Oxide-Based Dendritic Transistors for Synaptic Electronics

Chang Jin Wan ^{a, b)}, Li Qiang Zhu ^{b)}, Ju Mei Zhou ^{b)}, Yi Shi ^{a),*)}, Qing Wan ^{a, b, *)}*Received (in XXX, XXX) Xth XXXXXXXXX 20XX, Accepted Xth XXXXXXXXX 20XX*

DOI: 10.1039/b000000x

Ionic/electronic hybrid devices with synaptic functions are considered to be the essential building blocks for neuromorphic systems and brain-inspired computing. Here, artificial synapses based on indium-zinc-oxide (IZO) transistors gated by nanogranular SiO₂ proton-conducting electrolyte films are fabricated on glass substrates. Spike-timing dependent plasticity and paired-pulse facilitation are successfully mimicked in an individual bottom-gate transistor. Most importantly, dynamic logic and dendritic integration established by spatiotemporally correlated spikes are also mimicked in dendritic transistor with two in-plane gates as the presynaptic input terminals.

Introduction

Learning, dynamic logic and information integration are the fundamental functions established in human brain by modulating ionic fluxes in synapses and neurons.¹ Neurons are often considered to be the computational engines of the brain.² At the same time, synapses act far more than connection of neurons. They are also responsible for massive parallelism, structural plasticity, fault-tolerant and robustness of the brain.^{1,2} Mimicking the functions of synapses and neurons by non-biological substitution is of great significance for building neuromorphic learning and brain-inspired computing systems. Neuromorphic systems are electronic implementations of neural systems, and two approaches are available: software-based and hardware-based.³ In software-based approaches, large amounts of computational resources are need, because the algorithm is essentially run by conventional sequential machines with limited parallelism. For example, to perform a cortical simulation at the complexity of the human brain, the IBM's Blue Gene supercomputer demands heavy computation resources, requiring clusters of 1,572,864 microprocessors, 1.5 PB (1.5 million GB) of memories, and 6,291,456 threads.⁴ Thus, creating cognitive intelligent and energy-efficient system based on hardware is receiving increased interests especially due to the advent of new promising nanotechnologies.

Recently, artificial synapses based on single ionic/electronic hybrid devices with essential synaptic functions have aroused worldwide interests.⁵⁻¹² A broad spectrum of materials and devices, such as resistive change memory, phase change memory, conductive bridge type memory, ferroelectric switches, and three-terminal field-effect transistors have been investigated. Usually,

ion migration and electrochemical process are regarded as the key points in programming device conductance. For example, WO₃-based memistor was fabricated by Thakoor et al. in 1990, and it was proposed as an analog synaptic memory connection for electronic neural networks.¹³ Recently, oxide-based memistors with nanoscale size were also fabricated, and these devices are promising for nonvolatile random-access memory and artificial synapse applications.^{14, 15} In electrolyte-gated transistors, ion penetration can induce charge carriers in semiconducting channel, which is known as electrochemical doping.¹⁶⁻¹⁸ Such process can lead to a memory effect in channel conductance and is of significance for realizing synaptic plasticity. For example, K. Kim et al. demonstrated a carbon nanotube synaptic transistor gated by hydrogen-doped PEG electrolyte, and elementary dynamic logic and learning functions were mimicked.¹⁰ The dynamic interaction between CNTs and hydrogen ions in such electrochemical device was found to be the intrinsic reason for synaptic behaviour emulation.

In neural systems, dendrites are the branched projections of a neuron, which conduct the electrochemical stimulation received from other neural cells.¹ Dendrites play a critical role in integrating the synaptic inputs and in determining the extent to which action potentials are produced by the neuron. In pursuing artificial synapses with dendritic functions, the interconnected channel or electrode can work as the dendrite. For example, two presynaptic inputs can jointly trigger postsynaptic currents by an interconnected CNT channel.¹¹ Here oxide-based electric-double-layer transistor arrays intercoupled by nanogranular phosphorus-doped SiO₂-based electrolyte were fabricated on glass substrates and used for dendritic synapse emulation. Synaptic behaviors, such as spike-timing-dependent plasticity (STDP) and paired-pulse-facilitation (PPF) were mimicked in an individual dendritic transistor. Most importantly, dynamic logic and dendritic integration established by spatiotemporal correlated spikes were also mimicked when multiple in-plane gates were used as the presynaptic input terminals.

Experimental detail

Oxide-based dendritic transistors were fabricated on conducting ITO glass substrates at room temperature. First, phosphorus (P)-




Fig. 1. (a) The schematic image of the oxide-based dendritic transistor gated by nanogranular P-doped SiO_2 -based electrolyte film with bottom gate and in-plane gates. (b) The excitatory postsynaptic current (EPSC) plotted versus time. A presynaptic spike was applied on the bottom ITO gate electrode, and the postsynaptic current was measured by applying 0.2 V reading voltage between two W probes with a distance of 300 μm connected to top IZO channel layer.

doped SiO_2 nanogranular electrolyte films with the thickness of ~ 500 nm were deposited on ITO glass and Si (100) substrates by plasma enhanced chemical vapour deposition (PECVD) using SiH_4/PH_3 mixture and O_2 as reactive gases. Then, patterned indium-zinc-oxide (IZO) films with the size of 150 $\mu\text{m} \times 300 \mu\text{m}$ were deposited on the P-doped SiO_2 -based electrolyte films by radio-frequency (RF) magnetron sputtering with a nickel shadow mask. IZO film deposition was performed using an IZO ceramic target (In_2O_3 : $\text{ZnO} = 90:10\text{wt}\%$) with a RF power of 100 W and a working pressure of 0.5 Pa. First, a 30-nm-thick bottom IZO layer was sputtered in an Ar/O_2 mixed ambient with a flow rate of 14 sccm and 0.5 sccm for Ar and O_2 , respectively. Then the oxygen gas was turned off, and a 10-nm-thick highly conducting top IZO layer was deposited in ambient with gradually reduced oxygen. An ITO/P-doped SiO_2 /ITO sandwich structure was prepared for measuring proton conductivities.

Scanning electron microscopy (SEM) was employed to characterize the micro-structure of P-doped SiO_2 nanogranular films. The proton conductivity of the P-doped SiO_2 nanogranular film was determined by Solartron 1260 impedance analyzer. A Cole-Cole plot was measured and the proton conductivity was obtained. Hall measurements were performed with a Hall measurement (Nanometrics HL5500PC). Electrical

measurements of the dendritic transistors were performed with a semiconductor parameter analyzer (Keithley 4200). For taking transistor transfer curve, two tungsten (W) probes with a distance of 300 μm are connected to a patterned IZO channel layer and used as the source and drain electrodes. One W probe (source electrode) is grounded, and another W probe is biased at 0.2V ($V_{\text{DS}}=0.2\text{V}$) for measuring drain current. All the measurements were performed at room temperature with an air relative humidity of $\sim 50\%$.

Result

Indium-zinc-oxide (IZO)-based dendritic transistors were fabricated on conducting ITO glass substrates at room temperature. As shown in Fig. 1(a), the channel conductance of the dendritic transistors can be tuned by both bottom gate (bottom ITO film) and in-plane gates (e. g Gate 1 and Gate 2). Phosphorus-doped SiO_2 nanogranular proton-conducting films are used as gate dielectrics. Detailed proton conductivity characterization can be found in our previous publication. When the bottom ITO film is used as the gate electrode, a junctionless transistor with bottom-gate structure is obtained. While when the in-plane patterned IZO film is used as the gate electrode, gate voltage applied on patterned IZO film can be coupled to the IZO channel by two capacitors in series. For electrical measurement, two tungsten probes (source and drain electrodes) with a distance of 300 μm were contacted to the same patterned IZO channel layer. So the channel length is the distance between two W probes (300 μm). No additional source and drain electrodes deposition process is needed, and a good ohmic contacts can be obtained between the W probe and patterned IZO film because the deposited IZO film has a high carrier density in the order of $10^{19}/\text{cm}^3$ and a low resistivity of about $2 \times 10^{-3} \Omega \cdot \text{cm}$ (measured by Hall measurements). For emulating excitatory postsynaptic current (EPSC), spike-timing-dependent plasticity (STDP) and paired-pulse facilitation (PPF), presynaptic inputs were applied on the bottom ITO gate electrode. While for mimicking dynamic logic and dendritic integration established by spatiotemporal correlated spikes measurements, two presynaptic inputs are needed. Therefore, two inputs are applied on two in-plane gates (Gate 1 and Gate 2). In both cases, the drain electrode is defined as postsynaptic terminal with source grounded. Channel conductance is defined as synaptic weight and measured by a read voltage applied on the drain electrode.

A typical EPSC of the dendritic transistor triggered by a presynaptic spike (1.0 V, 50ms) applied on the bottom ITO gate electrode is shown in Fig. 1(b). The postsynaptic current was measured in the IZO channel with a constant bias of 0.2 V between two tungsten (W) probes. The presynaptic spike triggers an EPSC above the resting current (~ 7.5 nA), reaching a peak value (~ 68 nA) at the end of the spike, and gradually reduces to the resting current. When a positive presynaptic spike is applied on the bottom ITO gate electrode, protons in nanogranular P-doped SiO_2 electrolyte will migrate and accumulate at the IZO/P-doped SiO_2 electrolyte interface. At the end of the spike, the accumulated protons will diffuse back to their equilibrium position due to concentration gradient. The migration of protons in the P-doped SiO_2 electrolyte will in turn induce an EPSC in the IZO channel due to the electrostatic couple effect.




Fig. 2. (a) 10 pairs of presynaptic spike and postsynaptic spike are repeated applied to the bottom gate and drain electrodes, respectively, with a fixed inter-spike interval $\Delta t_{\text{post-pre}}$ for spike-timing dependent plasticity (STDP) stimulation. (b) STDP result of the oxide-based dendritic transistor. The points (red circle) are fitted with exponential decay functions (black line): $\Delta W = A_+ \exp(\Delta t_{\text{post-pre}}/\tau_+)$ for $\Delta t_{\text{post-pre}} < 0$ and $\Delta W = A_- \exp(-\Delta t_{\text{post-pre}}/\tau_-)$ for $\Delta t_{\text{post-pre}} > 0$.

In biological system, spike-timing dependent plasticity (STDP) is essential to modify synapses in a neural network for learning and memory functions.²³⁻²⁵ STDP is an elaboration of Hebbian learning applicable in spiking neural systems, in which the modulation of synaptic weight is based on the relative timing of spikes produced by the presynaptic and postsynaptic neurons. For STDP emulation, 10 pairs of presynaptic spikes (4.0 V, 20 ms) and postsynaptic spikes (5.0 V, 20 ms) with a fixed inter-spike interval ($\Delta t_{\text{post-pre}}$) were applied on the bottom ITO gate electrode and top source/drain electrodes (two W probes) connected to the top IZO channel film, respectively. The conductance of IZO channel is regarded as the synaptic weight. Before applying spike-pair, the channel conductance was tuned to the middle-state (~0.1 μS) with a relative deviation of 5% by applying programmed positive and/or negative gate pulses (detailed description see supporting information). Fig. 2(a) shows the schematic diagram for STDP emulation measurement. IZO channel conductance was measured by applying a read pulse (0.2 V, 50ms) between two W probes connected onto the IZO channel before (G_0) and 5 min after (G_t) the spike-pair application. The relative change of synaptic weight is defined as:

$$\Delta W = (G_t - G_0) / G_0$$

The changes in synaptic weight (ΔW) were measured under different $\Delta t_{\text{post-pre}}$ ranging from -200 ms to 200 ms as shown in




Fig. 3. (a) The EPSCs triggered by a pair of presynaptic spikes with a $\Delta t_{\text{pre}} = 250$ ms and an IZO channel current reading voltage of 0.2 V (V_{DS}). The EPSC triggered by the second presynaptic spike is larger than the EPSC by the first spike. A_1 and A_2 were the amplitudes of the first and second EPSCs, respectively. (b) The ratio of the two EPSC amplitudes (A_2/A_1) is plotted versus interval-time between the two spikes (Δt_{pre}). The ratio decreases with the increasing Δt_{pre} . The inset is the Schematic diagram of the measurement of paired-pulse facilitation (PPF). Two successive pre-synaptic spikes (1.0 V, 50 ms) were applied on presynaptic neuron. The inter-spike interval (Δt_{pre}) ranges between 50 ms and 5000 ms.

Fig. 2(b). The data in Fig. 2(b) are statistically scattered, similar to that observed in biological synapse.¹⁹ The changes in synaptic weight (ΔW) could be fitted by exponential functions: $\Delta W = A_+ \exp(\Delta t_{\text{post-pre}}/\tau_+)$ for $\Delta t_{\text{post-pre}} < 0$ and $\Delta W = A_- \exp(-\Delta t_{\text{post-pre}}/\tau_-)$ for $\Delta t_{\text{post-pre}} > 0$. A_+ and τ_+ are fitted to be ~63% and 145ms, respectively. And A_- and τ_- are fitted to be ~-56% and 106ms, respectively. The values of A and τ are comparable with those observed in biological synapses.^{23, 24}

According to STDP learning rule, plasticity or synaptic weight depends on the relative timing of pre- and post-synaptic spikes.²² In neocortical slices, hippocampal slice and cell cultures, long-term weakening of synapses occurs when presynaptic action potentials follow postsynaptic firing. While presynaptic action potentials that precede postsynaptic spikes produce long-term strengthening of synapses. The largest changes in synaptic efficacy occur when the time difference between pre- and post-synaptic action potentials is no smaller than a time-difference-window. It was reported that the P-doped SiO_2 electrolyte film is an inorganic proton conductor.^{26, 27} When a positive pulse voltage is applied on the gate electrode (or IZO film), two

Cite this: DOI: 10.1039/c0xx00000x

www.rsc.org/xxxxxx

COMMUNICATION




Fig. 4. (a) The schematic image of dynamic logic established by spatiotemporal spikes measurements with two in-plane gates as presynaptic terminals. (b) The schematic image of EPSCs triggered by a pair of spatiotemporally correlated spikes. The two presynaptic spikes with fixed time intervals $\Delta t_{\text{pre2-pre1}}$ were applied on Gate 1 and Gate 2, respectively, and EPSCs were measured in the IZO channel layer with a reading voltage of 0.2 V. (c) EPSCs plotted versus time with two spatiotemporally correlated spikes with $\Delta t_{\text{pre2-pre1}} = -500$ ms, 0 ms, 500 ms. (d) The amplitude of the EPSC at $\Delta t = 0$ (as soon as the presynaptic spike applied on Gate 1) is plotted as a function of $\Delta t_{\text{pre2-pre1}}$.

processes can be observed: 1) hydrogen bond in SiO_2 electrolyte breaking, 2) ionized hydrogen hopping and migrating to the SiO_2 /ITO gate (or SiO_2 /IZO channel) interface. If the two pulses are close enough, before the ionized hydrogen goes back its equilibrium state, the ionized hydrogen will migrate to the interface under the second pulse voltage. When a high positive (negative) bias is applied on gate, protons in the SiO_2 electrolyte can penetrate into (out) the IZO channel, which will result in a permanent increment (decrement) in channel conductance due to electrochemical doping.^{28,29} In fact, proton was reported to be the effective shallow donor in zinc oxide^{30,31} The ion relaxation process can be described by a stretched-exponential function written as:

$$\Phi_i(t) = \Phi_0 [-(\tau/t)^\beta]$$

where $\Phi_i(t)$, Φ_0 , τ and β is the ion concentration, the initial ion concentration, the characteristic relaxation time, and the stretch index, respectively.^{32,33} According to such equation, when two closer spikes are applied, the more residual ionized hydrogen can be obtained by the first spike. Then more remarkable proton penetration/extraction process can be observed in turn by the second applied spike. So, the net effect of the two processes eventually lead to the measured STDP behavior.

When a presynaptic neuron receives two stimuli in rapid succession, the postsynaptic response will commonly be larger for the second than that for the first—a phenomenon known as

paired-pulse facilitation (PPF).³⁴ As a common form of short-term synaptic plasticity in biological synapses, PPF reflect responsiveness for the second pulse when first pulse and the second pulse are close enough.³⁵ Such PPF is essential to decode temporal information in auditory or visual signals. In our case, oxide-based dendritic transistors can process temporally correlated spikes and generate the short-term plasticity, i.e., PPF. Fig. 3(a) show the EPSC triggered by a pair of presynaptic spikes with inter-spike interval $\Delta t_{\text{pre}} = 250$ ms. Two successive presynaptic spikes (1.0 V, 50 ms) were applied on the bottom ITO gate electrode. The EPSC current was obtained with reading voltage (V_{DS}) of 0.2 V. The EPSC triggered by the second presynaptic spike is larger than the EPSC triggered by the first spike. The Δt_{pre} ranges from 50 ms to 5000 ms. The ratio of the amplitudes between the second EPSC (A_2) and the first EPSC (A_1) is plotted versus Δt_{pre} in Fig. 3(b). The ratio gradually decreases with increasing Δt_{pre} . A maximum value of ~137% is obtained with $\Delta t_{\text{pre}} = 50$ ms. The inset in Fig. 3(b) illustrates the schematic diagram for measuring PPF. After the first spike, the protons in P-doped SiO_2 electrolyte would drift back to their equilibrium positions due to the concentration gradient. If the second spike is applied closely enough, the ionized hydrogen triggered by the first spike still partially resides near IZO channel. Thus, the worked protons triggered by the second spike near IZO are augmented with the residual protons. Bigger Δt_{pre} would

induce




Fig. 5. (a) Schematic diagram of dendrite integration from two neurons. (b) Schematic diagram of the spatial summation mimicked in IZO-based dendritic transistor. Spatial signal from two in-plane gates can be integrated and coupled to the channel due to the electric field induced by mobile protons. (c) Protocol for testing spatial summation (dendritic integration). The two spikes (1.0 V, 20 ms) were first set separated (time interval=5 s) and then set simultaneously (at $t=10$ s). The combined event (green line) was compared with the expected (blue line)—linear sum of the two individual events (black line and red line). (d) Comparison of expected sum and measured sum of two EPSC from two presynaptic neurons triggered by different presynaptic spikes (from 0.2 V to 2.0 V, 20 ms) with a channel reading voltage of 0.2 V.

less residual hydrogen ions near IZO channel and result in lower value of A2/A1.

Such dendritic transistors can also be implemented to establish a dynamic logic function when two in-plane gates are used as two presynaptic input terminals and drain electrode as postsynaptic output terminal (Fig. 4(a)). Fig. 4(b) shows the schematic diagram for measuring the dynamic logic established by spatiotemporally correlated spikes (0.5 V, 50 ms) from two presynaptic neurons with an inter-spike interval ($\Delta t_{\text{pre2-pre1}}$). The zero time was defined as the presynaptic spike applied on Gate 1 (Pre1) just ended. Fig. 4(c) shows the EPSCs triggered by the spatiotemporally correlated spike pairs with $\Delta t_{\text{pre2-pre1}} = 500$ ms, 0 ms, and 500 ms. The results show the combination effect (EPSC amplitude at zero time) by the two spatiotemporally correlated spikes is dynamically dependent on $\Delta t_{\text{pre2-pre1}}$. Both the $\Delta t_{\text{pre2-pre1}} = 500$ ms and $\Delta t_{\text{pre2-pre1}} = -500$ ms has no impact on the combination effect, while the $\Delta t_{\text{pre2-pre1}} = 0$ case makes a remarkable increment on the EPSC amplitude at zero time. Fig. 4(d) shows the combination effect plotted as a function of time. If $\Delta t_{\text{pre2-pre1}} \leq 0$, the distribution of protons in dielectric at the beginning of Pre1 is largely dependent on the value of $\Delta t_{\text{pre2-pre1}}$. The closer the inter-spike interval would lead the more protons which are residual near the IZO channel. Therefore, the higher EPSC amplitude can be obtained at the zero time than solely applied the Pre1. While, if $\Delta t_{\text{pre2-pre1}} > 0$, there is no residual protons at the beginning of Pre1. In vivo, the highly parallel

process in the neuron networks is mediated through a mass of synaptic interconnections. Presynaptic spikes from different neurons can trigger a postsynaptic current through synapses in a postsynaptic neuron to establish dynamic logic in a neural network.^{36, 37} Therefore, such dendritic transistor is essential for spike-timing dependent logic and neural computation emulations.

Fig. 5(a) shows the schematic diagram of dendrite integration from two presynaptic inputs (known as spatial summation) from two different neurons. The information from two presynaptic neurons (neuron 1 and neuron 2) is summed in the dendrite of postsynaptic neuron. As shown in Fig. 5(b), presynaptic signals applied on in-plane gates (Gate 1 and Gate 2) can be integrated and coupled to IZO channel due to the electric field induced migration of protons. Fig. 5(c) shows the schematic diagram for measuring spatial summation of two presynaptic inputs. Firstly, input signals (1.0 V, 20 ms) from two presynaptic neurons (neuron 1 and neuron 2) are set separately with fixed pulse-to-pulse interval of 5000 ms. Then, they are set simultaneously and the triggered signals are summed in the postsynaptic terminal. Fig. 5(d) shows a comparison of expected sum (arithmetic sum) and measured sum of two EPSC (EPSC1 and EPSC2) from these two presynaptic neurons triggered by different presynaptic spikes (from 0.2 V to 2.0 V, 20 ms). Such result illustrates that summation in such artificial synaptic network is linear for weak stimuli and superlinear for strong stimuli. Such results are similar to that observed in some biological experiments,³⁶⁻³⁸ which

indicates a potential application in neuromorphic computing.

Discussion and Conclusion

In conclusion, oxide-based dendritic transistors intercoupled by nanogranular phosphorus-doped SiO₂ electrolytes were fabricated on glass substrates. Synaptic plasticity, such as STDP and PPF, are mimicked in individual oxide-based synaptic transistor. Most importantly, dynamic logic and spatial summation established by spatiotemporal correlated spikes from two different neurons were also mimicked in dendritic transistor with two in-plane gates. Moreover, the artificial synapse with synaptic plasticity and dendritic computation is not limited to two in-plane-gate presynaptic inputs. More complex function can also be realized with more presynaptic terminals and postsynaptic terminals. The energy consumption for an EPSC event is estimated of ~400pJ/spike from the data of Fig. 1(b). Energy consumption of our synaptic transistor can be further reduced by three approaches: 1) Using oxide channel layer with low electron concentration, such as IGZO layer; 2) Reducing the pulse operation voltage and the thickness of the P-doped SiO₂ electrolyte film; 3) Reducing the pulse width. At present, our synaptic transistors were fabricated by a low-cost and simple process based on one shadow mask. It is possible to scale the size of our device down to ~100 nm with the advanced photolithography process in the future because our device has a field-effect transistor configuration. Such artificial dendritic transistors could be potentially implemented as the building blocks for neuromorphic systems.

Acknowledgment

This work was supported by the National Program on Key Basic Research Project (2012CB933004), the National Natural Science Foundation of China (11174300, 11104288)

Notes and references

^{a)} Nanjing University, School of Electronic Science & Engineering, Nanjing 210093, Jiangsu, Peoples Republic of China

^{b)} Ningbo Institute of Materials Technology and Engineering, Chinese Academy of Sciences, Ningbo 315201, People's Republic of China
E-mail: wanqing@nju.edu.cn; yshi@niju.edu.cn

† Electronic Supplementary Information (ESI) available: The structures and transfer characteristics of the IZO junctionless transistor worked at bottom-gate mode and in-plane gate mode. See DOI: 10.1039/b000000x/

- 1 E. R. Kandel, and J. H. Schwartz, New York: Elsevier, 1985.
- 2 L. F. Abbott, W. G. Regehr, *Nature*, 2004, **431**, 796.
- 3 S. M. Yu, B. Gao, Z. Fang, H. Y. Yu, J. F. Kang, and H. S. P. Wong, *Adv. material.*, 2011, **325**, 1774.
- 4 S. Furber, *IEEE spectrum*, 2012, **49**, 44.
- 5 T. Ohno, T. Hasegawa, T. Tsuruoka, K. Terabe, J. K. Gimzewski, M. Aono, *Nature. Materials*.2011, **10**, 591.
- 6 A. Nayak, T. Ohno, T. Tsuruoka, K. Terabe, T. Hasegawa, J. K. Gimzewski, M. Aono, *Adv. Funct. Mater.* 2012, **22**, 3606.
- 7 S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, W. Lu. *Nano Lett.* 2010, **10**, 1297.
- 8 Wang, Z. Q.; Xu, H. Y.; Li, X. H.; H. Yu, Y. C. Liu, X. J. Zhu, *Adv. Funct. Mater.* 2012, **22**, 2759.
- 9 D. Kuzum, R. G. D. Jeyasingh, B. Lee, H. -S. P. Wong, *Nano Lett.* 2012, **12**, 2179.
- 10 K. Kim, C. L. Chen, Q. Truong, A. M. Shen, Y. Chen, *Adv. Mater.* 2013, **25**, 1693.

- 11 A. M. Shen, C. L. Chen, K. Kim, B. Cho, A. Tudor, and Y. Chen, *ACS Nano*.2013, **7**, 6117.
- 12 D. Kuzum, S. M. Yu and H.-S. P. Wong, *Nanotechnology*, 2013, **24**, 382001.
- 13 S. Thakoor, A. Moopenn, T. Daud, and A. P. Thakoor. *J. Appl. Phys.* 1990, **67**, 15.
- 14 Q. F. Xia , M. D. Pickett , J. J. Yang , X. M. Li , W. Wu, G. Medeiros-Ribeiro , and R. S. Williams. *Adv. Funct. Mater.* 2011, **21**, 2660.
- 15 J. J. Yang, D. B. Strukov and D. R. Stewart. *Nature Nanotechnology*, 2013, **8**, 13.
- 16 S. H. Kim, K. Hong, W. Xie, K. H. Lee, S. Zhang, T. P. Lodge, and C. D. Frisbie, *Adv. Mater.* 2013, **25**, 1822.
- 17 J. D. Yuen, A. S. Dhoot, E. B. Namdas, N. E. Coates, M. Heeney, I. McCulloch, D. Moses, J. H. Alaneeger, *J. Am. Chem. Soc.* 2007, **129**, 14367.
- 18 H. T. Yuan, H. Shimotani, J. T. Ye, S. Yoon, H. Aliah, A. Tsukazaki, M. Kawasaki, Y. Iwasa, *J. Am. Chem. Soc.* 2010, **132**, 18402.
- 19 J. Jiang, J. Sun, W. Dou, B. Zhou, and Q. Wan, *Applied Physics Letters*. 2011, **99**,193502.
- 20 J. Jiang, J. Sun, L. Q. Zhu, G. D. Wu, and Q. Wan, *Applied Physics Letters*. 2011, **99**, 113504
- 21 M. Z. Dai, Q. Wan, *Nano Letters*. 2011, **11**, 3987.
- 22 L. Q. Zhu, J. Sun, G. D. Wu, H. L. Zhang, and Q. Wan, *Nanoscale*. 2013, **5**, 1980.
- 23 C. C. Bell, V. Z. Han, Y. Sugawara, K. Grant, *Nature*.1997, **387**, 278.
- 24 L. I. Zhang, H. W. Tao, C. E. Holt, W. A. Harris, M. M. Poo, *Nature*. 1998,**395**, 37.
- 25 S. Song, K. D. Miller, L. F. Abbott, *Nature Neuroscience*, 2000, **3**, 919.
- 26 M. Nogami, R. Nagao, C. Wong, T. Kasuga, T. Hayakawa, *Journal of Physical Chemistry B*. 1999, **103**, 9468.
- 27 M. Nogami, K. Miyamura, Y. Abe, *J. Electrochem. Soc.* 1997, **144**, 2175.
- 28 L. Q. Guo, C. J. Wan, L. Q. Zhu, and Q. Wan, *Appl. Phys. Lett.* 2013, **103**, 113503.
- 29 H. Yuan, H. Shimotani, J. Ye, S. Yoon, H. Aliah, A. Tsukazaki, M. Kawasaki, Y. Iwasa , *J. Am. Chem. Soc.* 2010,**132**, 6672.
- 30 C. G. Van de Walle, *Phys. Rev. Lett.* 2000, **85**, 1012.
- 31 D. M. Hofmann, A. Hofstaetter, F. Leiter, H. Zhou, F. Henecker, B. K. Meyer, S. B. Orlinskii, J. Schmidt, P. G. Baranov, *Phys. Rev. Lett.* 2002, **88**, 045504.
- 32 J. Kakalios, R. A. Street, and W. B. Jackson, *Phys. Rev. Lett.* 1987, **59**, 1037.
- 33 T. Chang, S. H Jo, W. Lu, *ACS nano*, 2011, **5** 7669.
- 34 J. C. Lopez, *Nature Reviews Neuroscience*. 2001, **2**, 307.
- 35 P. P. Atluri, W. G. Regehr, *J. Neurosci.*1996, **16**, 5661.
- 36 I. A. Langmoen, P. J. Andersen, *Neurophysiol.*1983,**50**, 1320.
- 37 S. Cash, R. Yuste, *Neuron*.1999, **22**, 383.
- 38 A. Polsky, B. W. Mel, J. Schiller. *Nature neuroscience*. 2004, **7**, 621.

A table of contents entry

Artificial synapses based on oxide-based EDL transistors with two in-plane gates were fabricated and STDP, dynamic logic and dendritic integration were demonstrated.

