

Cite this: *Nanoscale Adv.*, 2026, 8, 2566

## Revealing and engineering contact-origin noise in ultrathin tellurium transistors

Hae-Won Lee,<sup>a</sup> Minjae Kim,<sup>ib</sup> Junho Ban,<sup>c</sup> Jae Hyeon Jun,<sup>b</sup> Kiyung Kim,<sup>b</sup> Useok Choi,<sup>c</sup> Jung Tae Lee<sup>c</sup> and Byoung Hun Lee<sup>ib</sup>\*<sup>abc</sup>

Tellurium (Te) has emerged as a promising p-type semiconductor for ultrathin electronics owing to its strong air stability, excellent hole transport, narrow bandgap, and BEOL-integration compatibility. However, when the Te thickness approaches the depletion width, traps at the contact interface strongly affect carrier injection and introduce excess low-frequency noise. Here, we systematically investigate the origin of noise in ultrathin Te field-effect transistors (FETs) through bias- and temperature-dependent 1/f noise analysis. In devices with a 5 nm Te channel, contact-origin trap-assisted tunneling dominates in the low-current regime, producing deviations from the carrier-number-fluctuation (CNF) model at 300 K. Cooling to 100 K suppresses trap activation and restores typical CNF behavior, whereas 13 nm devices maintain CNF consistency at both temperatures due to screening of the contact region. To mitigate contact-origin noise, a locally thickened (13 nm) Te layer was inserted beneath the source and drain metal contact while preserving a 5 nm active Te channel. This design restores CNF behavior at room temperature, lowers the noise level in the nA current regime by an order of magnitude, and decreases the drain-bias dependence of noise by approximately twofold. The results identify near-contact traps as the primary noise source in ultrathin Te and demonstrate contact-centric engineering as an effective strategy to decouple device scaling from noise, enabling reliable, low-noise Te electronics.

Received 14th November 2025  
Accepted 2nd March 2026

DOI: 10.1039/d5na01062d

rsc.li/nanoscale-advances

### Introduction

Tellurium (Te) has emerged as a promising p-type semiconductor for ultrathin electronics. It can be integrated in BEOL-compatible flows with a low thermal budget, maintains efficient hole transport down to a channel thickness of a few nanometers, and exhibits strong broadband absorption owing to its narrow bandgap.<sup>1–4</sup> When integrated with n-type oxides such as IGZO or ZnO, Te enables complementary metal-oxide-semiconductor (CMOS) architectures suited for large-area and heterogeneous integration.<sup>5–7</sup> Reducing the channel thickness to the few-nanometer regime enhances electrostatic control and subthreshold swing, lowers switching charge and dynamic power, and facilitates easy integration with interconnects and sensors.<sup>8–12</sup> For photodetectors and mixed-signal front ends, ultrathin channels further promote strong gate coupling and high responsivity under modest bias.<sup>13–15</sup>

As the channel thickness approaches the depletion width, contact-channel coupling becomes significant, and defects at

the metal/Te interface increasingly govern carrier transport through trap-assisted mechanisms.<sup>16–18</sup> These interface traps modulate the Schottky barrier height and the carrier injection rate, exhibiting strong dependence on gate voltage ( $V_G$ ), drain voltage ( $V_D$ ), and temperature.<sup>19,20</sup> Although contact engineering for defect reduction, such as ultrathin interlayer insertion, contact doping has been widely explored, the impacts on noise characteristics have not been systematically investigated.<sup>21,22</sup> Since defect-induced performance fluctuations not only degrade device-level parameters but also translate into circuit-level limitations, manifesting as reduced signal-to-noise ratio (SNR) and effective number of bits (ENOB) in analog and mixed-signal systems, it is imperative to have a holistic approach that includes the study of the noise characteristics.<sup>23–26</sup> Recently, 1/f noise in Te-based p-type field-effect transistors (FETs) has been studied, but those studies focused on thick channel regime above 10 nm—leaving the ultrathin ( $\sim 5$  nm) regime underexplored.<sup>27–29</sup> In this context, Te exhibits a thickness dependence in its electronic properties, such that in the ultrathin thickness, the injection region becomes increasingly sensitive to the near-contact environment and metal/Te interfacial states—making Te a suitable platform for investigating and mitigating contact-origin noise mechanisms.

In this work, we perform bias- and temperature-dependent 1/f noise measurements to investigate carrier transport at the metal/Te interface. Te FETs with 5 nm and 13 nm channels were

<sup>a</sup>Department of Electrical Engineering, Pohang University of Science and Technology, Cheongam-ro 77, Nam-gu, Pohang, Gyeongbuk 37673, Republic of Korea. E-mail: bhlee1@postech.ac.kr

<sup>b</sup>National Institute for Nanomaterials Technology, Pohang University of Science and Technology, Cheongam-ro 77, Nam-gu, Pohang, Gyeongbuk 37673, Republic of Korea

<sup>c</sup>Graduate School of Semiconductor Technology, Pohang University of Science and Technology, Cheongam-ro 77, Nam-gu, Pohang, Gyeongbuk 37673, Republic of Korea



characterized at 300 K and 100 K. At 300 K, the thinner 5 nm devices exhibit increased noise and pronounced  $V_D$  dependence, particularly in the low-bias regime, deviating from the carrier-number-fluctuation (CNF) model—evidence of strong trap influence. In the nA regime, the measured spectral density is  $\sim 15$  times higher than the value predicted by the CNF model; the gap decreases with increasing current, and the spectral density aligns with CNF for currents above  $10^{-7}$  A. These effects disappear at 100 K and are absent in 13 nm devices at both temperatures. Based on these observations, we propose selectively increasing the Te thickness beneath the source and drain contacts to suppress contact-origin noise and reduce contact resistance. With this strategy, the noise level in the nA current range is reduced by a factor of 10 compared with 5 nm Te. This approach highlights the importance of contact engineering in advancing ultrathin semiconductors toward high-performance, low-noise nanoelectronics.

## Experimental section

### Device fabrication and structural characterization

p-type Te FETs were fabricated with a buried-gate architecture comprising a bilayer metal stack of Ti (10 nm) as an adhesion layer and Ni (60 nm) deposited by e-beam evaporation. A 12 nm  $\text{Al}_2\text{O}_3$  gate dielectric was grown on the gate metal by atomic layer deposition (ALD) using trimethylaluminum (TMA) and  $\text{H}_2\text{O}$  at 200 °C. Subsequently, 5 nm and 13 nm Te layers were deposited on the  $\text{Al}_2\text{O}_3$  by RF sputtering from a high-purity Te target (99.999%, iTASCO) and patterned by reactive-ion etching (RIE) in an Ar/ $\text{CF}_4$  gas mixture. The Te films were then annealed at 150 °C for 1 hour in ambient air to promote crystallization. Ni source/drain contacts were formed by e-beam evaporation and defined *via* lift-off. The thick-Te contacts were implemented as follows: after source/drain patterning for lift-off, an additional 13 nm Te layer was sputtered only in the contact regions, followed by Ni deposition and lift-off definition. Finally, the devices were passivated by depositing a 10 nm  $\text{Al}_2\text{O}_3$  capping layer *via* ALD at 150 °C. The morphological features and precise thicknesses of the Te channels were characterized using atomic force microscopy (AFM; Jupiter XR, Oxford Instruments). As shown in Fig. S1 (SI), the measured thicknesses for both the 5 nm and 13 nm films were consistent with our design parameters.

### Electrical measurements

Electrical characteristics, including transfer curves, were measured using a semiconductor parameter analyzer (Keithley 4200-SCS). For the  $1/f$  noise characterization, the gate bias was provided by the Keithley 4200-SCS, while the drain terminal was biased and the resulting current was amplified using a low-noise current preamplifier (SR570, Stanford Research Systems) operated in low-noise mode. The amplified drain-current fluctuations were converted into a voltage signal and subsequently processed by a dynamic signal analyzer (35670A, Agilent) to obtain the drain-current noise power spectral density ( $S_{\text{ID}}$ ) *via* fast Fourier transform (FFT) analysis. To suppress external

interference and ground-loop noise, the entire measurement system was configured with a single-point common ground. The noise spectra were acquired over a frequency range of 5 Hz to 1.605 kHz, with each spectrum being the result of 10 averaged FFT acquisitions to ensure statistical significance. Unless otherwise specified, the noise magnitudes reported in this work were evaluated at a representative frequency of 10 Hz. For low-temperature characterization, the measurement chamber was cooled with liquid nitrogen, and the temperature was precisely controlled using a temperature controller (MSTECH, MST-1000H).

## Results and discussion

Fig. 1a shows the schematic of the fabricated p-type Te FETs. To ensure a uniform electric field across the channel, Ti (10 nm)/Ni (60 nm) gate electrodes were embedded in a  $\text{SiO}_2$  trench.<sup>31</sup> A 12 nm  $\text{Al}_2\text{O}_3$  layer was deposited on the buried gate structure by ALD as the gate dielectric, followed by sputter deposition of a 5 nm or 13 nm Te film, which was patterned by RIE. E-beam-evaporated Ni source and drain contacts were formed by the lift-off process. Then, the Te channel region was passivated with an  $\text{Al}_2\text{O}_3$  layer to prevent the influence of ambient air.<sup>16</sup> Fig. 1b presents an optical image of the devices, featuring a channel width of 20  $\mu\text{m}$  and a length of 5  $\mu\text{m}$ . Fig. 1c shows the transfer characteristics of Te FETs with channel thicknesses of 5 nm and 13 nm. Due to quantum confinement, the Te bandgap widens as the thickness decreases, with reported values of approximately 0.8 eV for 5 nm and 0.5 eV for 13 nm Te.<sup>30</sup> The 5 nm device exhibits a field-effect mobility of  $3.86 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  and an on/off ratio of  $3.98 \times 10^3$ . In contrast, the 13 nm device shows a lower mobility of  $2.21 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , a higher off-state current, and an on/off ratio of 6.05 owing to its narrower bandgap.

Fig. 1d and e illustrate the equilibrium band alignments for 5 nm and 13 nm Te contacted by Ni. In two-dimensional semiconductors like Te, reducing the thickness not only widens the bandgap but also lowers the carrier concentration.<sup>32,33</sup> Consequently, the junction-induced band bending extends over a wider depletion region in the 5 nm film (Fig. 1d), whereas the 13 nm Te, with higher carrier density, shows a narrower depletion region (Fig. 1e). Because Te typically forms Schottky contacts and its electronic properties vary strongly with thickness, contact-related parameters—such as depletion width, Schottky barrier height, and leakage current—also change significantly.

Fig. 2 presents the  $1/f$  noise characteristics of 5 nm and 13 nm Te FETs measured at 300 K under various gate biases. Fig. 2a and b show the bias dependence of the noise spectra at  $V_D = -1$  V, with  $V_G$  swept from 3 V to  $-4$  V in  $-1$  V steps. For both devices, the noise spectral density follows an approximate  $1/f^2$  dependence ( $\alpha \approx 1$ ) across the measured frequency range. In the 5 nm Te FETs, the normalized spectral density at 10 Hz decreases by more than two orders of magnitude as  $V_G$  is swept from 3 V to  $-4$  V (Fig. 2a). In contrast, the 13 nm device varies within one order of magnitude over the same range (Fig. 2b). Thus, the 5 nm device shows a much stronger gate dependence and higher noise level in the low- $V_G$  regime.






Fig. 1 (a) Schematic of the fabricated p-type Te FETs. (b) Optical microscope image of a device with channel length ( $L$ ) = 5  $\mu\text{m}$  and width ( $W$ ) = 20  $\mu\text{m}$ . (c) Transfer characteristics of 5 nm and 13 nm Te FETs measured at  $V_D = -1$  V and 300 K. Schematics of the equilibrium band alignment for (d) 5 nm and (e) 13 nm Te contacted by a metal.

We investigated the correlation between drain current and noise level to elucidate the defect-related transport mechanism in Te FETs. Fig. 2c plots the normalized drain-current noise magnitude as a function of drain current for the 5 nm Te FETs measured at 300 K. The dashed lines represent the CNF model, which attributes 1/f noise to charge trapping and de-trapping at the channel/dielectric interfaces.<sup>34–36</sup> The normalized drain-current noise spectral density based on the CNF model<sup>25</sup> is expressed as:

$$\frac{S_{ID}}{I_D^2} = S_{V_{fb}} \left( \frac{g_m}{I_D} \right)^2 \quad (1)$$

where  $S_{V_{fb}}$  represents the flat-band voltage fluctuation spectral density. To evaluate the noise mechanism, we generated CNF reference curves (gray lines) by plotting  $A_{CNF}(g_m/I_D)^2$ . Here,  $g_m$  was extracted directly from the measured  $I_D$ - $V_G$  characteristics, and  $S_{ID}/I_D^2$  was evaluated at 10 Hz. The plotting prefactor  $A_{CNF}$  was determined by matching the model to the experimental data in the CNF-dominant regime. This benchmarking approach allows for a clear distinction between CNF-governed transport and deviations caused by other noise components without invoking additional fitting parameters. The normalized current spectral density at 10 Hz agrees well with the CNF model in the high-current regime ( $>10^{-7}$  A), indicating CNF-dominated behavior. However, at lower drain currents ( $<10^{-7}$  A), the measured noise deviates significantly from the CNF

prediction—by approximately 15-fold in the nA regime—revealing the presence of additional noise components. Fig. 2d illustrates the band diagrams as a function of  $V_G$ , where the dashed line denotes the equilibrium condition. Defect states associated with  $\text{TeO}_x$  are present near the Te/metal contact region, influencing carrier injection. As a result, even in the presence of Schottky contacts, trap-assisted tunneling (TAT) through these defects can dominate transport and contribute to the elevated off-current.<sup>19</sup> At low  $V_G$ , the depletion region widens, exposing carriers to a greater density of active traps that modulate the Schottky barrier; their capture–emission dynamics induce current fluctuations. Consequently, TAT is enhanced and the measured noise exceeds the level predicted by the CNF model. At high  $V_G$ , the depletion width contracts, reducing carrier–trap interactions and suppressing TAT-related noise. Under these conditions, field emission becomes the dominant conduction mechanism, and no additional noise components beyond the CNF model are observed. For the 13 nm Te FETs, the noise behavior follows the CNF model across the entire  $V_G$  range (Fig. 2e), indicating that channel-origin fluctuations prevail over contact-related effects. The narrower depletion region reduces the number of active contact-side traps at both low and high  $V_G$ , keeping conduction dominated by field emission. As a result, contact-origin noise is suppressed, and the measured spectral density remains consistent with the CNF model (Fig. 2f).






Fig. 2  $S_{ID}/I_D^2$  as a function of frequency measured at  $V_D = -1$  V under gate voltages  $V_G = 3$  V to  $V_G = -4$  V in  $-1$  V steps for (a) 5 nm Te FETs and (b) 13 nm Te FETs.  $S_{ID}/I_D^2$  at 10 Hz as a function of  $I_D$  for the (c) 5 nm Te FETs and (e) 13 nm Te FETs. Schematic energy–band diagrams of the metal/Te contact in the low- and high- $V_G$  regions for (d) 5 nm and (f) 13 nm Te FETs.

The temperature dependence of the traps responsible for the additional low-current noise in the 5 nm Te FETs is further investigated. Fig. 3a presents the transfer characteristics of 5 nm and 13 nm Te FETs measured at 100 K. The 5 nm device exhibits a field-effect mobility of  $3.9 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  and an on/off ratio of  $3.4 \times 10^8$ , approximately five orders of magnitude higher than at 300 K. The 13 nm device shows a mobility of  $2.93 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  and an on/off ratio of  $5.47 \times 10^2$ , representing an improvement of about two orders of magnitude over its 300 K value. In both devices, the off-current decreases at low temperature due to suppressed thermally activated carriers and reduced thermally assisted leakage pathways.


Fig. 3b and c plot the normalized drain-current noise as a function of drain current at 100 K. Unlike at 300 K, where the 5 nm device exhibited excess noise beyond the CNF model at low current, the 5 nm Te FETs now follow the CNF prediction across the entire current range (Fig. 3b). The 13 nm Te FETs adhere to the CNF model at both 300 K and 100 K over all current levels (Fig. 3c), consistent with its narrower depletion region and correspondingly weaker interaction with contact-side traps.

At 300 K, in the low  $V_G$  regime of the 5 nm Te FETs, carrier injection at the contact is dominated by TAT enabled by

thermally activated traps. At 100 K, these traps become thermally inactive, suppressing TAT and making the Schottky barrier the limiting factor for carrier injection, which lowers the off-current. The difference in additional low-current noise ( $<10^{-7}$  A) between 300 K and 100 K therefore originates from the thermal activation of contact-interface traps. At 100 K, the low  $V_G$  ( $<10^{-7}$  A) condition narrows the depletion region, reducing the effective trap population compared with 300 K. However, since the device operates below  $V_{TH}$  with a weak gate field, the depletion width does not shrink sufficiently to remove carrier–trap interactions entirely. Consequently, although the depletion region remains relatively wide, the traps are no longer thermally active, and their participation in transport is diminished, resulting in the absence of additional trap-induced noise in the low-current regime (Fig. 3d).

In Fig. 2 and 3, the excess noise observed in the low-current regime of the 5 nm Te device was attributed to defects at the contact interface. Because the drain field directly modulates the barrier width and influences field emission and TAT, noise originating from contact-interface defects is expected to depend on the lateral electric field. To verify this, we analyzed the noise as a function of  $V_D$ . For the 5 nm Te FETs, measurements were





**Fig. 3** (a) Transfer characteristics of 5 nm and 13 nm Te FETs measured at  $V_D = -1$  V and 100 K.  $S_{ID}/I_D^2$  at 10 Hz as a function of  $I_D$  for the (b) 5 nm Te FETs and (c) 13 nm Te FETs at 100 K. (d) Schematic energy–band diagrams of the metal/Te contact in the low current regions for 5 nm Te FETs at 300 K and 100 K.

conducted at  $V_G = 3$  V and  $V_G = -4$  V at 300 K and  $V_G = -0.5$  V and  $V_G = -4$  V at 100 K. For the 13 nm Te FETs, measurements were conducted at  $V_G = 3$  V and  $V_G = -4$  V at both temperatures. For both devices,  $V_D$  was swept from  $-0.25$  V to  $-1$  V in  $-0.25$  V steps.

Fig. 4a shows the  $V_D$  dependence of the noise level at 10 Hz in the 5 nm Te FETs. At  $V_G = 3$  V, the noise level rises sharply as  $|V_D|$  decreases, with a slope of  $\sim 1.6$ . This trend is consistent with a weaker lateral field widening the effective barrier width at the contact, thereby enhancing carrier–defect interactions and elevating the noise at 300 K. At  $V_G = -4$  V, the barrier width is already thin due to the strong gate field, reducing defect interactions. Consequently, channel-origin noise dominates and the  $V_D$  dependence decreases, yielding a slope of  $\sim 0.6$ . Consistent with the results in Fig. 3, no additional contact-origin noise appears at 100 K, even in the low-current regime; the slopes at 100 K are  $\sim 0.45$  for  $V_G = -0.5$  V and  $\sim 0.66$  for  $V_G = -4$  V. For the 13 nm Te FETs, the slopes remain below 0.7 at both 100 K and 300 K for  $V_G = 3$  V and  $V_G = -4$  V, indicating consistently weak  $V_D$  dependence. Based on the systematic comparison between the 5 nm and 13 nm channels, the dominant noise mechanism is inferred to evolve *via* a gradual thickness-driven crossover. As the Te thickness increases, the relative influence of the near-contact depletion region is mitigated, leading to a progressive reduction in contact-origin noise and a weakened sensitivity to drain bias. This evolution results in a broader regime where the CNF model accurately describes the noise scaling. This

transition is not governed by a fixed critical thickness but is determined by the interplay between the channel thickness and the effective depletion width, which depends on the electrostatic environment and interface conditions.

From the noise behavior across current regimes as functions of thickness and temperature in Te FETs, we identified additional noise sources that emerge in ultrathin Te channels, governed by the underlying band structure. To suppress the excess noise observed at room temperature in the low-current regime of the 5 nm Te FETs, a thickness-modulated contact geometry was adopted. Specifically, a 13 nm Te layer was selectively introduced under the source and drain contacts, a structure whose experimental feasibility was recently demonstrated through cross-sectional scanning electron microscope (SEM) analysis in our previous work.<sup>30</sup> This locally thickened contact structure effectively reduces the depletion width at the metal–semiconductor interface, thereby suppressing contact-origin noise (Fig. 5a). Compared with a device using a uniform 5 nm Te channel, the modified Te FETs exhibit a mobility of  $4.78 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  and an on/off ratio of  $2.44 \times 10^3$  (Fig. 5b). Fig. 5c shows the noise characteristics at 300 K as a function of current level while sweeping  $V_G$  from 3 V to  $-4$  V in  $-1$  V steps. Unlike the all-thin (5 nm) device, the modified structure follows the CNF model even in the low- $V_G$  region at 300 K. By employing this thickness-modulation strategy, the noise magnitude in the low-current regime (nA range) is reduced by approximately one order of magnitude compared to






Fig. 4 (a)  $S_{ID}/I_D^2$  at 10 Hz as a function of  $V_D$  for the 5 nm Te FETs. (b)  $V_D$  dependence slope of  $S_{ID}/I_D^2$  at low and high  $V_G$  at 300 K and 100 K for 5 nm Te FETs. (c)  $S_{ID}/I_D^2$  at 10 Hz as a function of  $V_D$  for the 13 nm Te FETs. (d)  $V_D$  dependence slope of  $S_{ID}/I_D^2$  at low and high  $V_G$  at 300 K and 100 K for 13 nm Te FETs.




Fig. 5 (a) Schematic of the thick-Te insertion at the contact regions to suppress contact-origin noise. (b) Transfer curves for 5 nm Te FETs with and without thick-Te insertion. (c)  $S_{ID}/I_D^2$  at 10 Hz as a function of  $I_D$  for the thick-Te inserted FETs. (d)  $V_D$  dependence slope of  $S_{ID}/I_D^2$  at 300 K for thick-Te inserted FETs.



the uniform 5 nm Te devices. This suppression of noise is consistent with the significantly improved contact characteristics of the locally thickened geometry; as demonstrated in our previous report,<sup>30</sup> this specific contact structure achieves a low contact resistance ( $R_c$ ) of 1.5 k $\Omega$   $\mu\text{m}$ , which facilitates more efficient carrier injection and minimizes contact-origin fluctuations by mitigating interactions with contact-side defects. Consistently, the slope of the  $V_D$ -dependent noise is  $\sim 0.8$  at  $V_G = 3$  V, about half that of the 5 nm device, and  $\sim 0.4$  at  $V_G = -4$  V (Fig. 5d). Consequently, local thickness control at the contact region enabled by selective thickening or interface engineering can effectively decouple channel thickness scaling from noise increase, maintaining an ultrathin active channel while suppressing excess low-frequency noise. These results indicate that the proposed local thickness-engineering approach may be extendable to other ultrathin or 2D semiconductors with electronic characteristics similar to those of Te, particularly a relatively narrow bandgap and contact-limited injection behavior. Nevertheless, because defect formation and metal/semiconductor interfacial interactions are inherently material-specific, the degree of improvement and the optimal implementation are expected to depend on each material's defect landscape and metal/2D interaction pathways.

## Conclusion

In this study, we systematically investigated the low-frequency noise in ultrathin Te FETs. In the 5 nm devices at 300 K, contact-interface traps raise the noise level and impose a strong  $V_D$  dependence in the low-current regime, deviating from the CNF model. By contrast, 13 nm devices retain CNF behavior at both temperatures due to better screening of the contact region. By locally thickening Te under the source/drain contacts, the influence of contact-interface traps could be minimized. Although varying contact metals with different work functions is a useful route to modulate the Schottky barrier height, in ultrathin/2D channels the effective barrier modulation can be limited by Fermi-level pinning and interfacial states. In this context, our thickness-based approach provides an alternative lever by tuning the near-contact depletion condition and contact-channel coupling within the same contact material/process, thereby avoiding confounding changes in interfacial chemistry. Overall, the strong influence of contact-origin trap states as the dominant noise source underscores the importance of optimized contact engineering for achieving high-performance and practical integration of ultrathin Te FETs in future nanoelectronic systems.

## Author contributions

H.-W. L and B. H. L conceived the idea and designed the experiments. B. H. L supports resources. H.-W. L executed experiments and electrical characteristics measurement. H.-W. L and B. H. L cowrote the manuscript, and all authors were involved in the discussions.

## Conflicts of interest

There are no conflicts to declare.

## Data availability

All data generated or analyzed during this study are included in this published article.

Supplementary information (SI): AFM data confirming the Te film thickness, as shown in Fig. S1. See DOI: <https://doi.org/10.1039/d5na01062d>.

## Acknowledgements

This research was supported by Core Technology Development Project for National Semiconductor Research Laboratory (No. RS-2023-00260813) and Nanomaterials Development Program (RS-2022-NR068233) through the National Research Foundation of Korea (NRF) funded by the Ministry of Science and ICT (MSIT).

## Notes and references

- 1 C. Zhao, C. Tan, D.-H. Lien, X. Song, M. Amani, M. Hettick, H. Y. Y. Nyein, Z. Yuan, L. Li and M. C. Scott, *Nat. Nanotechnol.*, 2020, **15**, 53–58.
- 2 P. Tan, C. Niu, Z. Lin, J.-Y. Lin, L. Long, Y. Zhang, G. Wilk, H. Wang and P. D. Ye, *Nano Lett.*, 2024, **24**, 12433–12441.
- 3 J. Zha, J. Tong, H. Huang, Y. Xia, D. Dong and C. Tan, *Appl. Phys. Lett.*, 2024, **125**, 070504.
- 4 S. C. Jang, J. Shim, H. Jang, Y. Lee, S. Biswas, J. Park, H. Shin, H. Kim, S. Kim and H.-S. Kim, *J. Inf. Disp.*, 2025, **26**, 341–356.
- 5 T. Kim, C. H. Choi, P. Byeon, M. Lee, A. Song, K.-B. Chung, S. Han, S.-Y. Chung, K.-S. Park and J. K. Jeong, *npj 2D Mater. Appl.*, 2022, **6**, 4.
- 6 K. Kim, M. Kim, Y. Lee, H. W. Lee, J. H. Jun, J. H. Choi, S. Yoon, H. J. Hwang and B. H. Lee, *Adv. Electron. Mater.*, 2025, 2500031.
- 7 C. Niu, P. Tan, J.-Y. Lin, L. Long, Z. Lin, Y. Zhang, H. Wang, G. D. Wilk and P. D. Ye, *2024 IEEE Int. Electron Devices Meeting (IEDM)*, 2024.
- 8 Y.-K. Choi, K. Asano, N. Lindert, V. Subramanian, T.-J. King, J. Bokor and C. Hu, *1999 IEEE Int. Electron Devices Meeting (IEDM)*, 1999.
- 9 S. Guan, T. Yang, C. Yang, C. Hong, B. Liang, K. Simbulan, J. Chen, C. Su, K. Li and Y. Zhong, *npj 2D Mater. Appl.*, 2023, **7**, 9.
- 10 A. Liu, X. Zhang, Z. Liu, Y. Li, X. Peng, X. Li, Y. Qin, C. Hu, Y. Qiu and H. Jiang, *Nano-Micro Lett.*, 2024, **16**, 119.
- 11 T. Wei, Z. Han, X. Zhong, Q. Xiao, T. Liu and D. Xiang, *iScience*, 2022, **25**, 105160.
- 12 S.-M. Lee, S. C. Jang, J.-M. Park, J. Park, N. Choi, K.-B. Chung, J. W. Lee and H.-S. Kim, *Nanomaterials*, 2025, **15**, 418.
- 13 S. M. Lee, J.-M. Park, S. Ahn, S. C. Jang, H. Kim and H.-S. Kim, *ACS Appl. Electron. Mater.*, 2024, **6**, 5371–5378.
- 14 R. Nur, T. Tsuchiya, K. Toprasertpong, K. Terabe, S. Takagi and M. Takenaka, *Commun. Mater.*, 2020, **1**, 103.



- 15 T. Huang, S. Lin, J. Zou, Z. Wang, Y. Zhong, J. Li, R. Wang, Z. Wang, K. St. Luce and R. Kim, *ACS Appl. Mater. Interfaces*, 2024, **17**, 1861–1868.
- 16 C. Navarro, M. Bawedin, F. Andrieu, B. Sagnes, F. Martinez and S. Cristoloveanu, *J. Appl. Phys.*, 2015, **118**, 184504.
- 17 A. Prakash, H. Ilatikhameneh, P. Wu and J. Appenzeller, *Sci. Rep.*, 2017, **7**, 12596.
- 18 R. Quhe, Y. Wang, M. Ye, Q. Zhang, J. Yang, P. Lu, M. Lei and J. Lu, *Nanoscale*, 2017, **9**, 14047–14057.
- 19 M. Kim, Y. Lee, K. Kim, G.-H. Pham, K. Kim, J. H. Jun, H.-w. Lee, S. Yoon, H. J. Hwang and M. M. Sung, *Nanoscale Horiz.*, 2024, **9**, 1990–1998.
- 20 X. Liu, M. S. Choi, E. Hwang, W. J. Yoo and J. Sun, *Adv. Mater.*, 2022, **34**, 2108425.
- 21 J. Tang, S. Li, L. Zhan and S. Li, *Mater. Today Electron.*, 2025, **11**, 100132.
- 22 H. Li, M. Cheng, P. Wang, R. Du, L. Song, J. He and J. Shi, *Adv. Mater.*, 2022, **34**, 2200885.
- 23 M. Haartman and M. Östling, *Low-frequency Noise in Advanced MOS Devices*, Springer Science & Business Media, 2007.
- 24 R. Brederlow, J. Koh, G. I. Wirth, R. Da Silva, M. Tiebout and R. Thewes, *AIP Conf. Proc.*, 2005, **780**, 703–708.
- 25 W. Deng and E. R. Fossum, *Sensors*, 2019, **19**, 5459.
- 26 A. C. Cárdenas-Olaya, E. Rubiola, J.-M. Friedt, P.-Y. Bourgeois, M. Ortolano, S. Micalizio and C. Calosso, *Rev. Sci. Instrum.*, 2017, **88**, 065108.
- 27 X. Yang, J. Lee, Z. Le, M. He, H. Zhu, M. Wang, M. Xu, Y. Y. Noh and A. Liu, *Adv. Funct. Mater.*, 2025, e18364.
- 28 S. Moulick, D. Maity, G. Samanta, K. Mandal and A. N. Pal, *Nanoscale*, 2025, **17**, 2259–2268.
- 29 P. Yang, Y. Pang, J. Zha, H. Huang, Z. Jiang, M. Zhang, C. Tan and W. Liao, *IEEE Trans. Electron Devices*, 2024, **71**, 6417.
- 30 M. Kim, U. Choi, J. Ban, U. Shin, H.-W. Lee, G. Lee and B. H. Lee, 2025 *IEEE Int. Electron Devices Meeting (IEDM)*, 2025.
- 31 S. K. Lee, Y. J. Kim, S. Heo, W. Park, T. J. Yoo, C. Cho, H. J. Hwang and B. H. Lee, *Semicond. Sci. Technol.*, 2019, **34**, 055010.
- 32 X. Liu, D. Qu, H.-M. Li, I. Moon, F. Ahmed, C. Kim, M. Lee, Y. Choi, J. H. Cho and J. C. Hone, *ACS Nano*, 2017, **11**, 9143–9150.
- 33 J. Na, Y. Kim, J. H. Smet, M. Burghard and K. Kern, *ACS Appl. Mater. Interfaces*, 2019, **11**, 20973–20978.
- 34 G. Ghibaudo, O. Roux, C. Nguyen-Duc, F. Balestra and J. Brini, *Phys. Status Solidic*, 1991, **124**, 571–581.
- 35 W. Shin, Y. Jeong, S. Hong, G. Jung, J. Park, D. Kim, B.-G. Park and J.-H. Lee, *Sens. Actuators, B*, 2022, **367**, 132052.
- 36 H.-W. Lee, M. Kim, J. H. Jun, U. Choi and B. H. Lee, *Nanomaterials*, 2025, **15**, 1484.

