Application of ultrasonic sprayed zirconium oxide dielectric in zinc tin oxide-based thin film transistor†

Abayomi T. Oluwabi, Atanas Katerski, Emanuel Carlos, Rita Branquinho, Arvo Mere, Malle Krunks, Elvira Fortunato, Luis Pereira and Ilona Oja Acik †

Solution processing of metal oxides has been the focal point of interest for many researchers mainly because of the cost effectiveness and improved properties of metal oxides. However, achieving uniform and high-quality film deposition has been a recurring challenge using various wet-chemical techniques. Herein, we report a fully solution-based fabrication process exploiting both the ultrasonic spray pyrolysis (USP) and spin coating techniques owing to their simplicity, high degree of freedom for mixing metal oxide precursor salt, and larger area deposition. An amorphous zirconium oxide (ZrO\textsubscript{2}) dielectric and zinc tin oxide (ZTO) semiconductor were deposited, respectively. The dielectric characteristics of the ZrO\textsubscript{2} thin films were accessed by fabricating MIS-devices for the samples deposited at 200 °C and 400 °C, which exhibited a capacitance of 0.35 and 0.67 μF cm\textsuperscript{-2} at 100 kHz and relative permittivity of 8.5 and 22.7, respectively. The ZrO\textsubscript{2} thin film was then integrated as the gate dielectric layer in ZTO solution-processed thin film transistors, exhibiting a high electrical performance with low hysteresis (−0.18 V), high on/off current ratio of 10\textsuperscript{6} orders of magnitude, saturation mobility of 4.6 cm\textsuperscript{2} V\textsuperscript{-1}s\textsuperscript{-1}, subthreshold slope of 0.25 V dec\textsuperscript{-1}, and operating at a low voltage window of 3 V. Based on these results, the as-fabricated ZTO/ZrO\textsubscript{2} TFT opens the potential application of solution-processed transistors for low-cost electronic devices.

1. Introduction

Metal oxide materials are an excellent class of materials with enormous electronic functionalities depending on their area of usefulness, either as an insulator or a semiconductor. Recently metal oxide thin films have attracted significant interest for future electronic applications especially in thin film transistors (TFTs) due to their large-area uniformity, high mobility, good optical transparency in the visible light region, thermal stability, and excellent environmental impact, and they can be produced at low cost.\textsuperscript{1–5} However, most of these metal oxide transistors are incorporated into traditional silicon dioxide (SiO\textsubscript{2}) dielectrics and they are operated at a high voltage window above 30 V, which hinder their use in low-voltage, smart and portable applications. Since the induced electric field directly corresponds to charge accumulation, replacing the SiO\textsubscript{2} gate dielectric layer of TFTs with a high permittivity (high-κ) material would help accomplish low operation voltage. Furthermore, the scaling-down of electronic devices (below 100 nm) has also called for the need to replace the SiO\textsubscript{2} gate dielectric layer because of the problem of leakage current caused by the quantum tunnelling effect.\textsuperscript{2,6} Also, at a lower thickness (10–100 nm), a high-κ gate dielectric can achieve high capacitance, allowing enough charge injection into the active layer of the transistor.\textsuperscript{2,7} Several inorganic high-κ oxides such as titanium dioxide (TiO\textsubscript{2}), zirconium dioxide (ZrO\textsubscript{2}),\textsuperscript{8,9} yttrium oxide (Y\textsubscript{2}O\textsubscript{3}), tantalum oxide (Ta\textsubscript{2}O\textsubscript{5}),\textsuperscript{10,11} hafnium oxide (HfO\textsubscript{2})\textsuperscript{12,13} and aluminium oxide (Al\textsubscript{2}O\textsubscript{3})\textsuperscript{14} have been investigated as attractive candidates to replace the SiO\textsubscript{2} gate dielectric in TFTs. Barquinha et al.\textsuperscript{11} studied the behaviour and stability of transparent TFTs produced at low temperature using a multicomponent amorphous dielectric material. Their findings revealed that the Ta\textsubscript{2}O\textsubscript{5} dielectric can help to improve the device performance based on the fact that this material has the tendency to increase amorphization when mixed with other dielectric materials with lower permittivity.
Among the inorganic high-κ dielectrics, zirconium oxide (ZrO$_2$) is a desirable gate insulator because bulk ZrO$_2$ has a high permittivity value (~25), low leakage current, good thermal stability, adequate band alignment and forms good adhesion with Si-substrates. Most importantly, the wide bandgap (5.0–7.8 eV) of ZrO$_2$ is beneficial to suppress charge penetration from the gate electrode and to reduce the generation of charge as a result of the thermal/photoexcitation process. In the past, good quality ZrO$_2$ thin films have been deposited using different methods, for example, atomic layer deposition, sputtering, chemical vapour deposition, and e-beam evaporation, but these methods are very expensive and the growth rate of the thin film is time consuming due to the high vacuum. As opposed to the vacuum-based methods, solution-based method such as spin coating, dip coating, inkjet printing, and spray pyrolysis (SP) offer additional advantages including cost effectiveness, simplicity, high degree of freedom, and larger area of deposition.

Interestingly, among the many wet-chemical methods, ultrasonic spray pyrolysis (USP) is an excellent thin film deposition technique, offering an easy deposition process that gives room for free mixing of precursor materials at the molecular level before deposition. The cost-effectiveness and non-selective tendency to any substrate of USP distinguish it among several other solution processes. It can easily be scaled up for industrial or commercial fabrication processes and still maintain good film uniformity over a wide area. Ortiz et al. fabricated a cubic phase of ZrO$_2$ thin film by SP, and Oluwabi et al. reported the deposition of a ZrO$_2$ thin film by USP. Wang et al. reported that a ZrO$_2$ dielectric deposited by SP has a low leakage current ($1.2 \times 10^{-7}$ A cm$^{-2}$) and a high dielectric breakdown of 9.5 MV cm$^{-1}$ at a substrate temperature below 350 °C.

Moreover, to achieve reliable TFTs, the optimum band offset between the conduction band of the dielectric in an n-type transistor device must be above 1 eV with respect to that of the channel layer in order to reduce the leakage caused by the Schottky effect, and ZrO$_2$ can help prevent such effect. Owing to its physical and chemical properties, ZrO$_2$ has been employed in various TFTs, such as MoS$_2$, organic, graphene and oxide TFTs. As part of the TFT, the channel layer is significant especially in transparent amorphous semiconductors, as suggested by Honoso et al. Although solution-processed metal oxide semiconductors, namely, indium zinc oxide (IZO) and indium gallium zinc oxide (IGZO), have been reported as attractive choices of the channel layer, indium-free semiconductor such as zinc tin oxide (ZTO), among others have also attracted significant attention due to the scarcity of naturally available indium resources, enabling competitive device performance in comparison with their indium-based counterparts.

The ZTO semiconductor has good applicability in TFT, but typically requires a high deposition temperature (above 350 °C), and the mechanism of its synthesis has not been fully comprehended. Salgueiro et al. reported the role of organic solvents in the performance of solution-processed zinc tin oxide (ZTO)-based TFTs. Table 1 presents the reported solution-processed ZrO$_2$ dielectric TFTs. Adamopoulos et al. reported a fully solution-processed TFT by SP with a ZrO$_2$ gate dielectric operating at a low voltage with high mobility. Similarly, Xinge et al. fabricated a fully solution-processed TFT by spray combustion synthesis (SCS) to achieve a device with high carrier mobility and good reliability. Also, several solution-processed ZrO$_2$ dielectric TFTs have been reported via spin coating.

In this work, we demonstrate a combination of ultrasonic spray pyrolysis (USP) and spin coating in the fabrication of high-quality ZrO$_2$ gate dielectrics and ZTO semiconductor, respectively, onto a rigid substrate. To the best of our knowledge, this is the first report of an all-amorphous oxide TFT with low operational voltage. Furthermore, the introduction of USP into our device fabrication process allowed the fabrication of the TFT over a larger area, it improved the properties of the gate dielectric layer and eliminated the problem of pinholes, which have the tendency to jeopardise the final performance of the TFT device. In our previous publication, ZrO$_2$ thin films were tested only as a capacitor, but herein, we further tested a ZrO$_2$ thin film with a thickness of ~30 nm as both a capacitor and gate dielectric in TFTs, which is considerably lower than the thickness of ZrO$_2$ in our previous report.

### 2. Experimental details

#### 2.1 Precursor solution preparation

The ZrO$_2$ precursor solution was prepared by dissolving zirconium[iv] acetyl acetonate (Zr(C$_5$H$_7$O$_2$)$_4$; Sigma-Aldrich, 98%) in methanol (Me–OH, CH$_3$OH; Sigma-Aldrich, 99%) at room temperature.

<table>
<thead>
<tr>
<th>Table 1</th>
<th>Reports on the various solution-processed ZrO$_2$ gate dielectrics at different temperatures in the range of 250 °C ≤ T ≤ 500 °C tested in TFT devices</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gate dielectric layer</td>
<td>Channel layer</td>
</tr>
<tr>
<td>Method</td>
<td>Material</td>
</tr>
<tr>
<td>Spin coating</td>
<td>ZrO$_2$</td>
</tr>
<tr>
<td>Spin coating</td>
<td>ZrO$_2$</td>
</tr>
<tr>
<td>Spin coating</td>
<td>ZrO$_2$</td>
</tr>
<tr>
<td>Spin coating</td>
<td>ZrO$_2$</td>
</tr>
<tr>
<td>Spin coating</td>
<td>ZrO$_2$</td>
</tr>
<tr>
<td>Spin coating</td>
<td>ZrO$_2$</td>
</tr>
<tr>
<td>SCS</td>
<td>ZrO$_2$</td>
</tr>
<tr>
<td>Spray pyrolysis</td>
<td>ZrO$_2$</td>
</tr>
<tr>
<td>Spray pyrolysis</td>
<td>ZrO$_2$</td>
</tr>
</tbody>
</table>

This journal is © The Royal Society of Chemistry 2020

J. Mater. Chem. C, 2020, 8, 3730–3739 | 3731
temperature to yield a solution with a Zr$^{4+}$ ion concentration of 0.025 M, and the solution was constantly stirred for at least 30 min to ensure complete dissolution of the solute in the solvent. The solution was completely transparent and remained transparent even after aging.

The zinc oxide precursor solution was prepared by dissolving zinc nitrate salt (zinc nitrate hexahydrate; Sigma-Aldrich, 98%) in 2-methoxyl ethanol (ME) (Roth, 98%). The tin oxide precursor was prepared from a tin chloride source (tin(n) chloride; Sigma-Aldrich, 98%) dissolved in ME solvent. Both the zinc and tin oxides solutions were prepared at a metal ion concentration of 0.1 M and stirred for about 12 h. The ZTO precursor was made by mixing the corresponding zinc and tin oxide precursor solutions in the ratio of 2:1. The resulting solution was then stirred for 1 h to ensure homogeneity and finally filtered through a hydrophilic filter with a 0.20 μm pore size before use.

The ZTO precursor solution was characterized by thermogravimetry and differential scanning calorimetry (TG-DSC) analysis of the 0.1 M solution of the ZTO precursor to account for methoxy propanol solvent evaporation events. TG-DSC analyses were performed under an air atmosphere up to 550 °C with a 10 °C min$^{-1}$ heating rate in an aluminium crucible using a simultaneous thermal analyser (TG-DSC – STA 449 F3 Jupiter, Netzsch).

### 2.2 Thin film deposition and characterisation

Prior to the film deposition, all substrates (p-type silicon wafer and quartz with 2 × 2 cm$^2$) were rinsed in an ultrasonic bath at 60 °C in acetone, isopropanol, and distilled water for 15 min respectively, and were later dried in air. ZrO$_x$ dielectric films were deposited via the ultrasonic spray pyrolysis (USP) technique as shown in Fig. 1a, and the deposition parameters have been reported in.$^{17}$ For the purpose of this study, the films were deposited at both 200 °C and 400 °C without further annealing.

The film structure was assessed by glancing angle X-ray diffraction (GAXRD) performed on an X’Pert PRO PANalytical powder diffractometer using Cu Kα line radiation (λ = 1.540598 Å) with the angle of incidence of the X-ray beam fixed at 0.9°. The thickness of ZTO and ZrO$_x$ was obtained by spectroscopic ellipsometry measurement in the energy range of 1.5–6.0 eV with an incident angle of 70° using a Jobin Yvon Uvisel system. Total transmittance spectra were obtained using a Jasco-V670 spectrophotometer equipped with an integrating sphere in the wavelength range of 200–800 nm, which was later used to calculate the optical bandgap of the ZrO$_x$ dielectric at different deposition temperatures. Surface morphology was studied using a ZEISS HR Ultra 55 scanning electron microscope (SEM). The acceleration voltage for SEM measurements was 4.0 kV. Attenuated total reflectance (ATR) Fourier transform infrared spectroscopic characterization of the thin films deposited on silicon substrates was performed in the range of 4500–560 cm$^{-1}$.

### 2.3 Fabrication of ZrO$_x$ MIS devices

The dielectric characteristics of ZrO$_x$ were accessed through metal–insulator–semiconductor (MIS) capacitors by depositing the ZrO$_x$ thin film onto p-type silicon substrates (1–3 Ω cm), as described above. Al gate electrodes (80 nm thick) with an area of 8.0 × 10$^{-3}$ cm$^2$ were deposited by thermal evaporation via a shadow mask, and a similar thickness of Al film was also deposited on the back of the silicon wafer to improve the ohmic conductivity. Electrical characterization was performed by measuring both the current–voltage ($I$–$V$) and capacitance–voltage ($C$–$V$) characteristics of the devices using a semiconductor device analyser (Keysight 1500A) connected to a Cascade M150 microprobe station inside a dark box at room temperature with humidity between 30% and 40%. The capacitance–frequency ($C$–$F$) curve was obtained from the impedance data measured in the range of 10 Hz to 1 MHz using an AUTOLAB PGSTAT30/2.

### 2.4 Fabrication of ZrO$_x$ TFT devices

TFTs were produced in a staggered bottom-gate, top-contact architecture by depositing the ZrO$_x$ thin films onto p-type silicon substrates, as described above and shown in Fig. 1a and b. The ZTO active layer was later deposited by spin coating (using a Laurell Technologies instrument). Four layers of 0.1 M
ZTO precursor solution was spun for 35 s at 2000 rpm onto the ZrO$_x$ thin films and annealed at 150 °C, 250 °C, and 350 °C for 30 min (Fig. 1c). Finally, the source and drain aluminum electrodes (100 nm thick) were deposited by thermal evaporation via a shadow mask onto the annealed films (Fig. 1d). The output and the transfer characteristics of the devices were obtained in continuous mode with both back and forth sweeps recorded in ambient conditions inside a Faraday cage (in dark conditions) using a semiconductor parameter analyzer (Agilent 4155C).

The saturation mobility ($\mu_{sat}$) was determined from the following equation:

$$I_d = \left( \frac{C_{ZTO}B_{sat}}{2L} \right) (V_G - V_T)^2$$

where $C_{ZTO}$ is the gate dielectric capacitance per unit area, $B$ and $L$ are the channel width and length, respectively, $V_G$ is the gate voltage, and $V_T$ is the threshold voltage, which was determined in the saturation regime by fitting of the curve of $I_d$ versus $V_G$ and extrapolating the linear part to $V_G$ axis.

3. Results and discussion
3.1 ZrO$_x$ dielectric thin film characterisation

The surface morphology of the ZrO$_x$ dielectric films deposited at different temperatures was observed via atomic force microscope (AFM, Fig. 2a and c) and SEM analysis (Fig. 2b and d). The films surface roughness was estimated from the AFM height profile and scanned through an area of 1 $\mu$m × 1 $\mu$m. The ZrO$_x$ films deposited at 200 °C (Fig. 2a) demonstrated a higher surface roughness with a root mean square (RMS) roughness value of 0.33 nm compared with that deposited at 400 °C with an RMS value of 0.29 nm. The decrease in the film surface roughness at higher temperature could be due to film densification, which was aided by the decomposition of volatile organic precursor during the spray pyrolysis process. According to the TG/DTG/DTA results of Oja et al.$^{15,16}$ for spray-deposited TiO$_2$ dielectrics, the complete decomposition of volatile organic complexes occurs above 400 °C. In addition, the deposited ZrO$_x$ films were structurally amorphous (see Fig. S1 in the ESI†) as confirmed by X-ray diffraction. Furthermore, as depicted by the SEM images (Fig. 2b and d), the ZrO$_x$ dielectric films were uniform, compact, and very smooth.

The FT-IR spectra of the deposited ZrO$_x$ dielectric thin films deposited at 200 °C and 400 °C on Si-substrates is shown in Fig. 3. All the films show a sharp infrared absorbance peak at 1120 cm$^{-1}$, which can be ascribed to the optical stretching of the Si–O bond from the Si-substrate. The asymmetric CH$_2$ deformation vibration centred at 1430 cm$^{-1}$ was observed and a slightly broad peak at 3545 cm$^{-1}$ associated with the bending and stretching vibrational bond of the native O–H group from the adsorbed water molecules on the surface of the ZrO$_x$ dielectric was also observed.$^{13}$

Furthermore, a weak absorbance peak centred at 2110 cm$^{-1}$ corresponding to the C–H bond stretching was observed for both films, which can be ascribed to the organic residues from the ZrO$_x$ precursor reagent; thereby suggesting the presence of organic residue in the ZrO$_x$ dielectric film network even after annealing at 400 °C. Both the ZrO$_x$ dielectric films deposited at 200 °C and 400 °C exhibited infrared absorption peaks centred at 880, 750, and 945 cm$^{-1}$, which are related to the metal oxygen bond (Zr–O) stretching.$^{13,31}$

The optical transmittance of the as-deposited ZrO$_x$ dielectric film at 200 °C and 400 °C is shown in Fig. 4a. The absence of interference fringes on the transmittance spectra indicates that the films are very thin, which was later confirmed by spectroscopic ellipsometry ($\sim 20$ nm and $\sim 30$ nm thick for the 200 °C and 400 °C deposited films, respectively). It was observed that both deposited ZrO$_x$ dielectric films demonstrated a high optical transparency in the visible region (350–700 nm) with a percentage transmittance of above 80%.

In addition, the transmittance decreased with an increase in the deposition temperature, which can be attributed to the changes in the film microstructure, although it was impossible to be detected by XRD since the films are amorphous according to the XRD result (ESI† S1, XRD). Another reason may be because of the removal of oxygen vacancies in the film when they were
3.1. ZrO<sub>x</sub> film characterisation

The optical bandgap ($E_g$) was estimated by fitting the transmittance spectra to the standard Tauc plot, which was determined to be 5.78 and 5.35 eV for the ZrO<sub>x</sub> films deposited at 200 °C and 400 °C, respectively (Fig. 4b). The reduction in the $E_g$ value with the deposition temperature can be attributed to many reasons, including microstructural changes within the film, the presence of localized defects within the ZrO<sub>x</sub> band structure thereby causing a reduction in the $E_g$ value, and the disordered nature of the amorphous materials. Neverthe-

3.2. ZrO<sub>x</sub> MIS characterisation

To demonstrate the insulating property of the sprayed ZrO<sub>x</sub> dielectric thin film, an MIS-capacitor with the Al/p-Si/ZrO<sub>x</sub>/Al structure was fabricated. The capacitance–frequency ($C$–$F$) dispersion curves in Fig. 5a show that the area capacitance at 100 kHz for the ZrO<sub>x</sub> dielectric film deposited 200 °C and 400 °C is 0.37, 0.67 μF cm<sup>−2</sup>, corresponding to a permittivity of 8.4
and 22.7, respectively. The observed increase in the permittivity value of the 400 °C deposited film can be due to the densification of the film at a higher temperature. An important point is that the observed increase in the dispersion curve for ZrO$_2$ deposited at 200 °C as the frequency decreases may be an indication that there is another dielectric relaxation mechanism at lower frequencies related with mobile ionic species as a result of the incomplete decomposition of the ZrO$_2$ precursors at a low temperature.

Fig. 5b shows the capacitance–voltage curves for both the 200 °C and 400 °C deposited ZrO$_2$ dielectric films. The voltage bias was carried in the forward and reverse sweep at 100 kHz, to ascertain the stability of the MIS capacitor. When the ZrO$_2$ film was deposited at 400 °C, there was a saturation of the capacitance in the accumulation regime, which did not occur for that at 200 °C due to the leakage current (as confirmed in Fig. 5c). Moreover, and contrary to that for the film deposited at 200 °C, there are no bumps when reaching accumulation, indicating a reduction in the density of electron trap sites at the interface between ZrO$_2$–silicon. Depending on the type of shift in the $C$–$V$ curve, an understanding about the charge trapping/de-trapping within the oxide band structure can be obtained. In our case, the device produced at 200 °C showed that a more negative bias was needed to complete accumulation due to electron trapping, corroborating the $C$–$F$ results.

Fig. 5c shows the plot of the current density against voltage for the 200 °C, and 400 °C deposited ZrO$_2$ dielectrics. From the plot, the leakage behaviour of the ZrO$_2$ gate dielectric films was estimated from the reverse bias regime at 1 V. It was observed that the ZrO$_2$ deposited at 400 °C has a lower leakage current of $3.56 \times 10^{-6}$ A cm$^{-2}$ that is lower than the one measured for the 200 °C deposited dielectric film ($4.26 \times 10^{-4}$ A cm$^{-2}$). The observed decrease in the leakage current is 2 orders of magnitude and can be attributed to the decomposition of volatile organic compounds in the film at a higher temperature, resulting in the improvement of the density of the dielectric films.

### 3.3 ZTO semiconductor thin film formation and characterisation

The semiconductor, ZTO, film was formed via a simple sol–gel synthesis approach, and the ZTO precursor is a mixture of both Zn-nitrate and Sn-chloride salts and dispersed in ME at a mole ratio of 2:1 at room temperature. The thermal gravimetry and differential calorimetry analyses for both the Zn–nitrate and the Sn–chloride precursor solution were studied and are presented in Fig. S2(a) and (b), ESI† respectively. The degradation of the Zn–nitrate precursor is very fast with almost 80% degradation below 200 °C, while the degradation of the Sn-precursor is fairly slow requiring a minimum temperature of 400 °C to complete the decomposition process. On the other hand, the gravimetric and differential scanning calorimetry analyses for the ZTO precursor solution is presented in Fig. S3(a and b), respectively, and the total residual mass loss for the decomposition process from 20–550 °C is 70.28%. Thus, to obtain the desired ZTO thin film phase, the reaction is expected to occur at a much higher temperature (preferably, above 400 °C).

The FTIR spectrum of the ZTO precursor solution made from the ME solution is presented in [S5] and the FTIR spectra of the ZTO semiconductor thin films produced from this solution at various annealing temperatures are presented in Fig. 6a. All the ZTO semiconductor films show a sharp infrared absorbance peak at 1120 cm$^{-1}$, which can be related to the optical stretching of the Si–O bond from the Si-substrate, and they equally exhibited infrared absorption peaks centred at 880, 750, and 945 cm$^{-1}$, corresponding to the metal oxide bond (Zn–O and Sn–O) stretching.

This result indicates that the ZTO films were composed of some metal oxygen bonds and organic residues. The microstructures of the ZTO thin films at various annealing temperatures were measured using XRD, and the results are shown in Fig. 6b. The absence of obvious peaks in the X-ray diffraction patterns demonstrate the amorphous nature of the ZTO thin films.

### 3.4 Electrical properties of solution-processed TFTs based on SiO$_2$ gate dielectric

Based on the above discussion on the properties of the ZrO$_2$ thin film, it can be inferred that the films deposited at a higher temperature displayed better dielectric characteristics. Nevertheless, to juxtapose this behaviour in TFTs, we first investigated the feasibility of a solution-processed ZTO active layer in a bottom gate and top source/drain contact architecture.

---

**Fig. 6** (a) FTIR spectra of the ZTO semiconductor thin films annealed at various temperatures. (b) XRD patterns of the ZTO semiconductor thin films annealed at various temperatures.
The conventional SiO$_2$/Si-substrate was used as the gate electrode and gate dielectric because of its reliability and low defect density. Fig. 7 shows the output and the transfer characteristics of the solution-processed ZTO-TFT and scheme of the TFT architecture. The output curve of the ZTO-TFT after annealing at 350 °C shows that the device has a clear distinction between the linear and the saturation regimes (Fig. 7a). The absence of overcrowding data points at the low drain voltage region demonstrates the excellent ohmic contact between the Al electrode and the ZTO channel layer. The TFT trans-conduction characteristics are depicted in Fig. 7b, which showed very little hysteresis during the sweep of the gate voltage in both the forward and reverse directions. The result of the saturation mobility was extracted by fitting the transconductance curve to eqn (1), and the statistical summary of both the TFT and MIS devices is presented in Table S1 (ESI†). The calculated saturation mobility ($\mu_{\text{sat}}$) is ~0.5 cm$^2$ V$^{-1}$ s$^{-1}$, the threshold voltage ($V_{\text{th}}$) is 1.3 V, the on–off current ratio ($I_{\text{on}}/I_{\text{off}}$) is up to 10$^8$, the sub-threshold swing (S.S.) is 760 mV per decade, the hysteresis is −0.4 V, and the on-voltage ($V_{\text{on}}$) is −0.5 V. The extracted device parameters are also summarised in Table 2. The SS value was used to estimate the density of the interface state ($D_{\text{it}}$) of 1.1 × 10$^{12}$ cm$^{-2}$ for the ZTO-TFT device using eqn (2):

$$D_{\text{it}} = \frac{\text{SS log}(e)}{kT/q} - 1 \frac{C_i}{q}$$

where $k$, $T$, and $q$ are Boltzmann’s constant, absolute temperature, and electronic charge, respectively. However, the Dit value is significantly lower as opposed to what has been reported for ZTO-TFTs fabricated using other techniques. It can also be attributed to the ZTO thin film deposition technique yielding good quality film (Fig. S4 in the ESI†) at a high annealing temperature, which aided the good adhesion between the ZTO/SiO$_2$ interface.

On the contrary, the behaviour of ZTO-TFT produced after annealing at 250 °C (see Fig. S6 in the ESI†) is of poor quality and the device exhibited a huge hysteresis voltage and high $V_{\text{th}}$ of about 8 V, meaning that more power will be required to turn-on the device. This can be due to the low quality of the channel layer at a lower temperature because the ZTO semiconductor layer at 250 °C has more organic residue compared to that at 350 °C. This assumption is consistent with the observation from the TG analysis of the Zn(II) precursor compared with the Sn(II) precursor (see Fig. S1a and b in the ESI†). According to the study by Sanctis et al., the degree of oxidation of the ZTO semiconducting layer plays a crucial role in the performance of ZTO-based TFTs because of the oxygen defects arising from the highly defective SnO$_2$ within the ZTO semiconductor layer.

### 3.5 Electrical properties of solution-processed TFT based on ZrO$_2$ gate dielectric

The electrical performance of the TFTs presented in the previous section proved that solution-processed ZTO can be adopted as the active layer in TFTs. Here, we demonstrate the applicability of the ZrO$_2$ dielectric as a likely replacement for the SiO$_2$ dielectric layer in improving the performance of ZTO-based TFTs. To avoid the problem of charge trapping at the interface between the dielectric and channel layers, only the ZrO$_2$ thin film processed at 400 °C was tested, and to reduce the inaccuracy when

<table>
<thead>
<tr>
<th>Device</th>
<th>$V_{\text{on}}$ (V)</th>
<th>$I_{\text{on}}/I_{\text{off}}$</th>
<th>Sat. mob. (cm$^2$ V$^{-1}$ s$^{-1}$)</th>
<th>$V_{\text{th}}$ (V)</th>
<th>SS (V dec$^{-1}$)</th>
<th>Hysteresis (V)</th>
<th>$D_{\text{it}}$ (cm$^{-2}$)</th>
<th>$V_{\text{th}}$ (V)</th>
<th>SS (V dec$^{-1}$)</th>
<th>Hysteresis (V)</th>
<th>$D_{\text{it}}$ (cm$^{-2}$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ZTO-250/SiO$_2$</td>
<td>7.80 ± 0.2</td>
<td>$\sim 10^4$</td>
<td>—</td>
<td>—</td>
<td>8.45</td>
<td>—</td>
<td>1.71 ± 0.5</td>
<td>—</td>
<td>5.7 × 10$^{12}$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>ZTO-350/SiO$_2$</td>
<td>−0.30 ± 0.5</td>
<td>$\sim 10^8$</td>
<td>0.47 ± 0.01</td>
<td>1.32 ± 0.08</td>
<td>0.76 ± 0.01</td>
<td>−0.37 ± 0.08</td>
<td>1.1 × 10$^{12}$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ZTO-350/ZrO$_2$-400</td>
<td>−0.94 ± 0.04</td>
<td>$\sim 10^6$</td>
<td>4.61 ± 0.06</td>
<td>0.03 ± 0.02</td>
<td>0.25 ± 0.01</td>
<td>−0.18 ± 0.06</td>
<td>5.7 × 10$^{12}$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Fig. 8 TFT characteristics of ZTO-350/ZrO$_2$-400 devices. (a) Output, and (b) transfer performance; while (c) transfer characteristic of both the freshly made device and the performance after 3 months shelf-life, and the schematic representation of the device structure is shown in (d).

calculating the mobility and SS since the devices are characterised in a quasi-static regime, the capacitance ($C = 1.0 \mu F \, \text{cm}^{-2}$) of ZrO$_2$ was calculated at 50 Hz. The typical transfer and output characteristics of the as-fabricated TFTs and the corresponding device schematic are shown Fig. 8a–d. It can be seen in Fig. 8a that again, the device exhibited a clear distinction between the linear and saturation regimes and no current crowding was observed. Fig. 8b shows the typical transfer characteristics of the ZrO$_2$-TFT device, and it can be seen that the off-state ($I_{on}$) current increased with a decrease in the gate voltage. This observation is typical of most high-$k$ metal oxide derivatives, which has been reported to be caused by their relative narrow bandgap.$^{10,11}$ Contrary to the ZTO/SiO$_2$ TFTs, the ZTO/ZrO$_2$ TFT demonstrated a significant reduction in its operation voltage window (between $-1 \, \text{V}$ and $3 \, \text{V}$), higher saturation mobility of $4.6 \, \text{cm}^2 \, \text{V}^{-1} \, \text{s}^{-1}$, $I_{on}/I_{off}$ ratio of $10^6$, small SS value of 250 mV per decade, and a turn-on voltage of $-0.9 \, \text{V}$. The improvement in the transistor parameters is mainly due to the higher permittivity of the ZrO$_2$ thin film compared with that of the SiO$_2$ dielectric. The ZrO$_2$-based TFT dissipated a much lower power ($0.3 \, \text{mW}$) than TFT based on the SiO$_2$ dielectric (30 mW).$^8$

In our case, the clockwise hysteresis was estimated to be $-0.1 \, \text{V}$, which means that electron trapping occurred during forward sweeping. During the reverse gate voltage sweeping, these states remain filled until the trapped electrons were thermally de-trapped.$^9$ Moreover, $D_{th}$ is very important for device stability and charge carrier mobility, which was estimated to be $5.7 \times 10^{12} \, \text{cm}^{-2}$ for the ZTO/ZrO$_2$ TFT. These results show that we obtained a good interface between the ZrO$_2$ gate dielectric and the ZTO channel layer. Also, despite being larger than that using SiO$_2$ as the dielectric, the $D_{th}$ value is comparable to the reported values for solution-processed ZrO$_2$ TFTs ($1 \times 10^{12} \, \text{cm}^{-2}$).$^8,28$

and much lower than that for sputtered TFT devices.$^{40}$ The improved performance is believed to have originated from the thin and amorphous structure of the ZrO$_2$ gate dielectric, providing a smooth interface between the ZrO$_2$ dielectric and ZTO semiconductor layer.

The aging stability of the fabricated ZTO/ZrO$_2$ TFT device was accessed by re-measuring its performance after 3 months of storage without encapsulation or any specific storage conditions (Fig. 8c). The device showed excellent stability with time and no significant changes in its electrical performance was observed, indicating it demonstrates an effective performance towards cost-effective and low operation voltage solution-based oxide electronics. This may be as a result of the slow sensitivity of the active ZTO layer to native contaminants such as dust and moisture, which have a tendency of increasing the surface energy of semiconductor materials. Moreover, the degradation of the active layer of metal oxide-based TFTs is mostly due their sensitivity to surface adsorbates such as H$_2$O molecules and humidity, which act as trap sites for mobile carriers, and therefore cause depletion of the active layer material.$^{41}$ Another reason for the shelf-life stability of the device can be due to the in situ deposition of the ZTO layer at high temperature, which led to the formation of a ZTO film with less defects, surface adsorbed species, and organic contaminants. Riedl et al.$^{41}$ demonstrated that in situ annealing can also be used to improve the stress stability of ALD-processed ZTO-based TFTs.

4. Conclusions

In summary, we successfully reported the solution processing of ZrO$_2$ thin films via a low-cost ultrasonic spray pyrolysis method...
and explored their applicability as a gate dielectric layer in TFTs. The fabricated ZrO$_2$ films were uniform, smooth, amorphous, and optically transparent with an $E_{\text{g}}$ value of 5.35 eV. The ZrO$_2$ film exhibited a relative permittivity value of 22.7 (50 Hz) and leakage current of $3.56 \times 10^{-6}$ A cm$^{-2}$ at a bias of 1 V. The optimized ZTO/SiO$_2$ TFTs annealed at 350 °C exhibited excellent electrical performances, including a saturation mobility of 0.5 cm$^2$ V$^{-1}$ s$^{-1}$, a high $I_{\text{on}}/I_{\text{off}}$ value of $10^6$, a threshold voltage of 1.32 V, and a small sub-threshold swing value of 0.76 V dec$^{-1}$. The SiO$_2$ gate dielectric was replaced by the sprayed-deposited ZrO$_2$ dielectric to achieve a cost-effective and fully solution-processed device. The ZTO/ZrO$_2$ TFTs exhibited a low operation voltage of 3 V with optimized performances, including a high saturation mobility of 4.6 cm$^2$ V$^{-1}$ s$^{-1}$, a low threshold voltage of 0.03 V, appreciable $I_{\text{on}}/I_{\text{off}}$ current ratio of $10^6$, and a small sub-threshold swing of 0.25 V dec$^{-1}$. These results demonstrate that the use of a very simple technique, such as both ultrasonic spray pyrolysis and spin coating for the sequential deposition of high-$k$ gate dielectrics and metal oxide semiconductors represents a significant step towards the development of low-cost, large-area oxide TFTs.

Conflicts of interest

There are no conflicts to declare.

Acknowledgements

This study was financially supported by the Estonian Ministry of Education and Research project IUT194; and by Portuguese National Funds through FCT – Portuguese Foundation for Science and Technology, Reference UID/CTM/50025/2019 and FCT/MCTES; and by the European Union through the European Regional Development Fund project TK141 “Advanced materials and high-technology devices for energy recuperation systems”; and European Institute of Innovation and Technology (EIT RawMaterials, Horizon 2020) Supersmart, Scale-Up of Printed Electronics, Grant Agreement 17161. A. T. Oluwabi acknowledges Archimedes Foundation for financing the study mobility program, through the “DoRa Plus Action 1”, E. Carlos acknowledges FCT/MCTES for a doctoral grant (Grant SFRH/BD/116047/2016). Authors acknowledge Dr V. Mikli of Taltech for SEM measurement, J. V. Pinto, Ana Pimentel, and T. Sequeira of CENIMAT for the XRD, TG/DSC, and AFM measurements respectively.

References


41 M. Fakhri, P. Görrn and T. Riedl, Stability and encapsulation of metal–oxide based TFTs, in Active-Matrix Flat panel Displays and Devices (AM-FPD), 2013.