Showcasing research from the Max Planck Institute for Solid State Research in Stuttgart, Germany.

Organic transistors on paper: a brief review

Organic transistors for flexible electronics applications are usually fabricated on polymeric substrates, but considering the negative impact of plastic waste on the global environment and taking into account the desirable properties of paper, there are more and more efforts to use paper as a substrate for organic transistors.

As featured in:

Organic transistors on paper: a brief review

Ute Zschieschang and Hagen Klauk

Organic transistors are being developed for a variety of flexible electronics applications. They are usually fabricated on polymeric substrates, but considering the significant negative impact of plastic waste on the global environment and taking into account the many desirable properties of paper, there have also been efforts to use paper as a substrate for organic transistors. In this review we provide a brief overview of these efforts.

1. Introduction

Organic transistors are transistors in which the semiconductor is a conjugated organic material. This can be a polymer, a small-molecule semiconductor, or a combination of two or more materials. Transistors can be classified according to the device architecture and to the mechanism by which the electric current flowing through the transistor is modulated. For organic transistors, the most commonly implemented architecture is the thin-film transistor (TFT) in which the semiconductor and all other device components are deposited onto the substrate in the form of thin layers, while the most commonly exploited mechanism for the modulation of the electric current is the field effect. The latter requires that the semiconductor is separated from a metallic gate electrode by an electrically insulating layer, the gate insulator. This can be a dielectric or an electrolyte. When a voltage is applied between the gate electrode and the semiconductor, a thin sheet of mobile electronic charges is formed in the semiconductor in close vicinity of the interface to the gate insulator. This charge layer balances the charge (of opposite polarity) located on the gate electrode. By adjusting the gate–source voltage, the charge density in the semiconductor can be modulated over a wide range. With two metal contacts attached to the semiconductor (the source contact and the drain contact), the electric current flowing through the transistor can thus be efficiently controlled over a wide range by adjusting the gate–source voltage.

In n-channel field-effect transistors, the gate–source voltage is usually positive and the drain current is due to positively charged carriers (electrons). Depending on the materials employed for the semiconductor and the source and drain contacts, the transfer of one type of charge carrier between the contacts and the semiconductor and/or the flow of one type of carrier through the semiconductor is usually more efficient compared to the other, and as a result, organic transistors are usually either n-channel or p-channel transistors. This is the desired behavior for all practically relevant applications. Ambipolar behavior, i.e., the conduction of electrons and holes in the same transistor depending on the polarity of the applied voltages, is highly undesirable, as it is necessarily associated with large off-state drain currents, prohibitive power consumption and poor signal integrity, and thus needs to be avoided by proper materials selection.

Another popular implementation of organic transistors is the organic electrochemical transistor (OECT) in which the electric current flowing through the organic semiconductor (usually a conducting or semiconducting polymer) is modulated not by an electric field, but by means of a reversible chemical (redox) reaction of the semiconductor that is controlled by an electric voltage applied to an electrolyte in contact with the semiconductor and which results in the controlled injection and extraction of ions into and out of the organic semiconductor. Due to their inherently low operating voltages, OECTs are particularly useful for bioelectronic applications.

A wide range of semiconducting, insulating and metallically conducting materials and a wide range of deposition and patterning techniques are available or have been developed for the fabrication of organic transistors. The particular choice of these materials and processes is usually dictated by a variety of factors and is often a compromise involving device performance, parameter uniformity, long-term stability, manufacturing throughput, process reproducibility, and waste management. One aspect often associated with the large-scale manufacturing of organic transistors is the
The use of solution-based deposition and patterning techniques and of sheet-to-sheet or roll-to-roll printing approaches.

A particularly useful aspect of organic transistors is that they can typically be fabricated at relatively low process temperatures, usually below about 200 °C and often even below about 100 °C. This makes it possible to fabricate organic transistors on a variety of unconventional substrates, including plastics and paper. Paper is particularly intriguing, as it is a naturally renewable, biodegradable, easily recyclable and rather inexpensive and ubiquitous material. Paper is manufactured in a wide variety of categories (e.g., as printing paper, wrapping paper, writing paper, drawing paper, specialty paper) and is thus available with a wide range of properties and specifications. For example, while the thickness of most types of paper ranges from 50 to 200 μm, organic transistors have also been fabricated on paper as thin as 800 nm and as thick as 2.5 mm. Most types of paper are optically opaque, but organic transistors have also been fabricated on optically transparent paper, with potentially useful implications for certain optoelectronic applications. In the dry state, paper is usually an electrical insulator, but due to its generally hygroscopic behavior, paper may also be an electrolyte, with potentially desirable or undesirable consequences for electronic devices fabricated on paper.

One of the challenges associated with the use of paper as a substrate for electronic devices is its often significant surface roughness. This challenge can be addressed in a variety of ways, for example by fabricating the transistors in a device architecture that is less sensitive to the substrate roughness, by applying a smoothing surface coating prior to device fabrication, or by using some type of engineered or specialty paper with inherently small surface roughness, such as nanocellulose paper. Organic transistors on paper were first reported a little less than 20 years ago, and while the performance of early organic transistors fabricated on paper was substantially inferior to that of organic transistors fabricated on plastic substrates, the past ten years or so have brought much progress in this direction. The purpose of this review is to briefly summarize this progress.

First, we would like to point to a few previous publications that have reviewed organic transistors in general and the use of paper in the fabrication of organic transistors and other types of electronic devices in particular. In a recent tutorial, Lamport et al. have summarized the most important aspects related to the basic device architecture and the current-voltage characteristics of organic field-effect transistors, with a focus on the contact resistance and a number of experimental techniques for extracting physical materials and device parameters. Wang et al. have provided a comprehensive overview of small-molecule and polymeric semiconductors developed for and employed in organic transistors, with a focus on materials that have shown carrier mobilities greater than 1 cm² V⁻¹ s⁻¹ in either p-channel or n-channel organic transistors. The intricate relations between the microstructure, the charge-transport efficiency and the charge-carrier mobility in organic semiconductors, particularly in high-mobility solution-deposited donor-acceptor polymers, have been reviewed by Sirringhaus. Guo et al. have examined the status of the design, modeling and large-scale manufacturing of analog and digital integrated circuits and active-matrix displays and imagers based on high-mobility and high-frequency organic TFTs on plastic substrates. Li et al. have reviewed the various aspects of employing organic transistors for chemical and biomolecule sensing. A comprehensive review of organic electrochemical transistors has recently been published by Rivnay et al.

Mihai Irimia-Vladu has extensively discussed the use of natural and nature-inspired materials, including paper, silk, leather, vinyl, gelatin and certain synthetic polymers, such as polydimethylsiloxane, polyethylene, polyethylene terephthalate, polyethylene vinyl alcohol, in the fabrication of electronic devices, with a clear focus on the important aspects of biocompatibility, biodegradability and sustainability which these materials have to offer. Tobjörk and Österbacka have summarized the structural and electrical properties of paper, evaluated several printing techniques potentially useful for the fabrication of electronic devices on paper (gravure, flexography, offset, screen, inkjet, aerosol jet), and reviewed the early reports of active and passive electronic components fabricated on paper, with an emphasis on low-voltage devices, particularly electrochemical transistors and electrochromic displays. In 2016, Lin et al. reviewed the fabrication of energy-storage and energy-harvesting devices, particularly supercapacitors, piezoelectric power generators and printed antennas, on paper. Most recently, Ha et al. examined the various ways in which paper can be employed either as a substrate or as a functional material (e.g., as an antireflection coating, conductive electrode, gate dielectric, diffusion barrier, etc.) for a wide variety of electronic devices, including transistors, solar cells, light-emitting diodes, batteries, supercapacitors, and antennas. Unlike these earlier reviews, we will concentrate in the following exclusively on the use of paper as a substrate for organic transistors.

2. Organic electrochemical transistors on paper

The first organic transistors fabricated on paper were organic electrochemical transistors (OECTs). This is certainly related to the relative ease with which OECTs can be fabricated and with the fact that the performance of OECTs tends to be less affected by the surface roughness of the substrate, which can be quite significant in the case of many types of paper. The paper-based OECTs reported initially (in 2002) by Andersson et al. and later (in 2008) by Mannberbro et al. were fabricated on commercially available glossy photo paper coated with a layer of polyethylene (PE) and were based on the conducting polymer polyanilineoxidiophene/polystyrene sulfonic acid (PEDOT: PSS) in contact with an electrolyte. In addition to individual OECTs, Andersson et al. also fabricated 40-pixel active-matrix electrochromic displays in which each pixel was controlled by an OECT. Mannberbro et al. evaluated the dynamic performance of 5-stage ring oscillators based on OECTs in which both the PEDOT:PSS and the electrolyte had been deposited by inkjet-printing. These ring oscillators showed a signal propagation delay of about 20 s per stage at a supply voltage of 1 V (see Fig. 1). The general simplicity of the OECT fabrication process,
the insensitivity of the performance to the substrate roughness, the low operating voltages and their potentially very large trans-conductance\(^\text{16}\) make OECTs particularly useful for applications in sensing\(^\text{17}\) and biological interfacing.\(^\text{6}\) Fundamental drawbacks of OECTs are their relatively small on/off current ratio (typically smaller than \(10^6\)) and their relatively small transit frequency (usually a few tens of kilohertz).

3. Organic field-effect transistors on paper

The first organic field-effect transistors fabricated on paper were reported by Eder \textit{et al.} in 2004.\(^\text{18}\) Commercially available hot-pressed cotton-fiber paper was chosen as the substrate, and its surface was sealed prior to the fabrication of the TFTs with a layer of polyvinylphenol (PVP) with a thickness of a few hundred nanometers. On this surface, the TFTs were fabricated in the bottom-gate, bottom-contact architecture using a combination of vacuum deposition (for the gate electrodes, source/drain contacts and semiconductor layer), spin-coating (for the PVP gate dielectric), photolithography, and wet and dry etching. The small-molecule material pentacene was employed as the semiconductor. TFTs with a channel length of 50 \(\mu\)m had a carrier mobility of 0.2 cm\(^2\) V\(^{-1}\) s\(^{-1}\) and an on/off current ratio of \(10^6\), both notably smaller compared to pentacene TFTs fabricated on plastic substrates. From a 5-stage unipolar ring oscillator based on TFTs with a channel length of 10 \(\mu\)m, a signal propagation delay of 12 ms per stage was obtained at a supply voltage of 50 V, which was inferior by about two orders of magnitude compared to the signal delay measured on similar ring oscillators fabricated on plastics.

Also in 2004, Kim \textit{et al.} described the fabrication of bottom-gate, bottom-contact polymer TFTs on commercially available photo paper, sealed with a stack of vapor-deposited parylene having a thickness of 5 to 20 \(\mu\)m and silicon dioxide deposited by electron-beam evaporation having a thickness of 50 nm.\(^\text{19,20}\) This double-layer coating was shown to significantly reduce the surface roughness of the paper. The gate dielectric was a combination of a 40 nm-thick layer of polyimide deposited by spin-coating and a 210 nm-thick layer of electron-beam-evaporated SiO\(_2\). Regioregular poly(3-hexylthiophene) (P3HT) was used as the semiconductor and deposited either by spin-coating or microcontact-printing. The TFTs had a channel length of 25 \(\mu\)m, a carrier mobility of 0.086 cm\(^2\) V\(^{-1}\) s\(^{-1}\) (similar to the highest mobilities reported up to that point for P3HT TFTs), and an on/off current ratio of \(10^4\).

Bollström \textit{et al.}\(^\text{21}\) developed a multilayer coating system consisting of four different materials deposited successively onto the paper surface: a pre-coating layer of ground calcium carbonate (GCC), a smoothing layer of aluminum silicate hydroxide (kaolin), a barrier layer of acrylic or styrene acrylic copolymer latex blended with precipitated calcium carbonate (to produce a polar surface), and a calendered top-coating layer.
of kaolin. On this coated paper, the authors fabricated P3HT TFTs in the top-gate architecture using inkjet-printed silver source and drain contacts and polyvinylphenol (PVP) as the gate insulator. The hygroscopic nature of the PVP resulted in a very large gate-insulator capacitance, allowing these TFTs to be operated with voltages of about 1 V. However, due to the significant leakage currents, the TFTs in this initial report had a very small on/off current ratio (about 10). On the same type of paper, Pettersson et al.22 later fabricated P3HT TFTs in which an ion-gel electrolyte obtained by gelation of a triblock copolymer (poly(styrene-block-ethylene oxide-block-styrene); PS–PEO–PS) in an ionic liquid (1-ethyl-3-methylimidazolium bis(trifluoromethylsulfonyl)imide; [EMIM][TFSI])22 was employed as the gate insulator. Owing to the large capacitance of the ion-gel electrolyte, these TFTs also had very low operating voltages (2 V), but a significantly improved on/off current ratio (about 106). On a 3-stage unipolar ring oscillator, the authors measured a signal propagation delay of 35 ms per stage at a supply voltage of 3 V.22

In 2011, we showed that the large surface roughness of paper does not necessarily prevent the use of very thin gate dielectrics in the fabrication of organic TFTs.24 Employing a hybrid gate dielectric consisting of a 3.6 nm-thick layer of oxygen-plasma-grown aluminum oxide (Al2O3) and a 2.1 nm-thick self-assembled monolayer (SAM) of an alkylphosphonic acid, we fabricated bottom-gate, top-contact p-channel and n-channel TFTs and unipolar and complementary inverters directly on the surface of four different types of banknotes. The large capacitance of the thin Al2O3/SAM gate dielectric allowed these TFTs to operate with gate–source and drain–source voltages of 3 V, similar to the operating voltages of electrochemical and electrolyte-gated transistors, while offering the potential for higher switching frequencies. Except for the phosphonic acid SAM, all materials were grown or deposited in vacuum, and all patterning was performed using shadow masks and thus without the need for photoresists and subtractive patterning. The TFTs had channel lengths ranging from 10 to 30 μm. The p-channel TFTs were fabricated using the small-molecule semiconductor dinaphtho-[2,3-b:2',3'-f]thieno[3,2-b][1]thiophene (DNTT) and had a carrier mobility of 0.57 cm2 V−1 s−1, an on/off current ratio of 105 and a subthreshold slope of 0.11 V per decade. Hexadecafluorocopper(II)phthalocyanine (F16CuPc) was used for the n-channel TFTs, providing an electron mobility of 0.005 cm2 V−1 s−1, an on/off current ratio of 104 and a subthreshold slope of 0.26 V per decade. Unipolar inverters showed switching frequencies of about 2 kHz.

The fabrication of electronic devices on banknotes is partially motivated by the possibility of implementing active security and anti-counterfeiting features directly on the surface of the banknotes. In addition to TFTs and digital circuits, this would likely also require some type of memory devices. In 2012, Khan et al. reported on the fabrication of ferroelectric memory TFTs on a banknote.25 The bottom-gate, top-contact TFTs were fabricated using polydimethylsiloxane (PDMS) as a planarization layer, PEDOT:PSS for the gate electrodes, the ferroelectric copolymer poly(vinylidene fluoride–trifluoroethylene) (PVDF–TrFE) as the gate dielectric (all deposited by spin-coating), and vacuum-deposited pentacene as the semiconductor. The TFTs had a channel length of 60 μm, a carrier mobility of 0.12 cm2 V−1 s−1, an on/off current ratio of 103, a memory window of about 8 V, and a retention time of several hours.

The first organic transistors on paper that showed a carrier mobility greater than 1 cm2 V−1 s−1 were reported in 2012 by Li et al.26 Perhaps more important than the large carrier mobility was the fact that these TFTs also had a very large on/off current ratio of 108. The bottom-gate, top-contact TFTs were fabricated on commercially available photo paper coated with a 3 μm-thick layer of vapor-polymerized parylene. A 500 nm-thick gate dielectric of the fluoropolymer Cytop and a blend of the small-molecule semiconductor 2,7-diocetyl[1]benzothieno[3,2-b][1]benzothiophene (C8-BTBT) and the insulating polymer poly(methyl methacrylate) (PMMA) were successively deposited by spin-coating. The large carrier mobility was in part due to the formation of large crystalline domains in the semiconductor layer resulting from the phase separation in the solution-deposited C8-BTBT/PMMA blend.

Zhang et al. fabricated organic TFTs and circuits on a 320 nm-thick stack of polycyclooctatetraene (PAN) and polystyrene (PS) that served as both the substrate and the gate dielectric, and this plastic sheet with the TFTs and circuits was then laminated onto the surface of a banknote.27 The p-channel pentacene and n-channel bis(ocetyl)perylene tetracarboxylic diimide (PTCDI-[C6H4]2) TFTs had hole and electron mobilities of 0.52 cm2 V−1 s−1 and 0.23 cm2 V−1 s−1, respectively. A 5-stage complementary ring oscillator showed a signal propagation delay of 59 μs per stage at a supply voltage of 50 V.

Peng et al. screen-printed silver-nanoparticle-based gate electrodes directly onto the surface of commercially available laser-printing paper to fabricate bottom-gate, top-contact TFTs with a vapor-deposited parylene gate dielectric (680 nm or 2 μm thick), vacuum-deposited DNTT as the semiconductor, and screen-printed silver-nanoparticle-based source and drain contacts.28,29 With a channel length of 85 μm, these TFTs showed carrier mobilities between about 0.3 and 0.6 cm2 V−1 s−1, on/off current ratios up to 106, a subthreshold slope of 0.9 V per decade and a transit frequency of 50 kHz, quite similar to the performance of TFTs fabricated on a plastic substrate and with excellent uniformity across an array of 64 TFTs (see Fig. 2).

Zocco et al. compared the performance of pentacene TFTs fabricated on glass and on two types of commercially available paper, Hewlett Packard photo paper and Sappi High Gloss specialty paper.30 320 nm-thick parylene was used as the gate dielectric. The TFT performance turned out to be very similar on all three substrates, with carrier mobilities of 0.11, 0.09 and 0.05 cm2 V−1 s−1 on the glass, the photo paper and the specialty paper, respectively. These results again show that parylene can be a very suitable surface-coating and gate-dielectric material for the fabrication of high-performance organic TFTs on paper.

The largest carrier mobility published to date for organic transistors on paper is 2.5 cm2 V−1 s−1, and these TFTs were reported by Minari et al. in 2014.31 On commercially available photo (inkjet) paper coated with a 3 μm-thick layer of parylene, the authors fabricated top-gate TFTs based on the small-molecule semiconductor C8-BTBT. The semiconductor layer was deposited...
by drop-casting and formed a polycrystalline layer consisting of large crystalline domains. Gold nanoparticles functionalized with conjugated molecular ligands and patterned using a combination of photolithography and solution-coating were employed to form the source and drain contacts and the gate electrodes, with a stack of two fluoropolymers with a total thickness of 500 nm serving as the gate dielectric. The TFTs had a channel length of 100 μm, and in addition to a record mobility of 2.5 cm² V⁻¹ s⁻¹, they showed an on/off current ratio of 10⁶ and a subthreshold slope of 1.4 V per decade (see Fig. 3).

Rather than sealing the entire paper surface with a blanket smoothing layer prior to transistor fabrication, Grau et al. employed gravure printing to apply a surface coating only in those regions in which the TFTs were to be fabricated, thus preserving
the natural properties of the paper in the remaining areas. Gravure printing is an established, mass-production-capable, high-quality, multi-purpose roll-to-roll printing technique and was utilized here to locally coat the paper with 6 μm-thick polyvinylphenol (PVP) and to print the 200 nm-thick PVP gate dielectric of the bottom-gate, bottom-contact polymer TFTs. Inkjet printing was used to define Ag-nanoparticle-based gate electrodes and source/drain contacts. The semiconducting polymer poly(2,5-bis(3-tetradecyl-thiophen-2-yl)thieno[3,2-b]thiophene) (pBTTT) was deposited by spin-coating. The TFTs had a channel length of 25 μm, a carrier mobility of 0.086 cm² V⁻¹ s⁻¹, an on/off current ratio above 10⁴ and a subthreshold slope of 18 V per decade.

4. Organic transistors on nanocellulose, supercalendered and specialty paper

When paper is manufactured by traditional papermaking techniques, the microstructure of the cellulose fibers is mostly preserved. Depending on the type of wood from which the cellulose is obtained, these fibers have a diameter of 10 to 20 μm, which is the main reason for the large surface roughness of regular paper. An alternative approach to papermaking is to first disintegrate the cellulose fibers by high-pressure homogenization into their constituent fibrils, called micro- or nanofibrillated cellulose (MFC, NFC), cellulose nanofibers (CNF), cellulose nanocrystals (CNC) or nanocellulose. These can then be pressed into thin sheets to produce cellulose nanopaper. Due to the small diameter of the nanofibers or nanocrystals (between a few nanometers to a few tens of nanometers), nanopaper is significantly smoother than regular paper. Organic TFTs fabricated on nanopaper were reported by Chinga-Carrasco et al. in 2012, by Huang et al. in 2013, by Fujisaki et al. in 2014, by Wang et al. in 2015, and by Dai et al. in 2018. Chinga-Carrasco et al. explored the effect of treating the cellulose nanofibers prior to homogenization by carboxymethylation or 2,2,6,6-tetramethylpiperidine-1-oxyl-mediated oxidation and modified the nanopaper surface with a hexamethyldisilazane coating. On this surface, the authors fabricated top-gate p-channel polymer TFTs based on inkjet-printed silver-nanoparticle source/drain contacts, spin-coated poly(3,3’,-didodecyl-quaterthiophene) (PQT-12) and PVP as semiconductor and gate insulator, and drop-cast PEDOT:PSS gate electrodes. Due to the hygroscopic nature of the PVP, these TFTs had very low operating voltages (2 V), but also a very small on/off current ratio, similar to the TFTs reported earlier by Bollström et al.

Huang et al. applied a hot-pressing process to produce nanopaper sheets with a preferred thickness. On these sheets, the authors fabricated bottom-gate, top-contact n-channel TFTs using a 1 μm-thick PMMA gate dielectric deposited by spin-coating and a vacuum-deposited layer of the small-molecule...
semiconductor bis(pentadecafluoroctyl)-naphthalene tetracarbonyl diimide (NTCDI-(CH$_2$C$_6$F$_3$)$_2$). These TFTs had a channel length of 100 μm, an electron mobility of 0.004 cm$^2$ V$^{-1}$ s$^{-1}$ and an on/off current ratio of 200 (the latter possibly limited by lack of patterning of the semiconductor layer).

Fujisaki et al.\textsuperscript{36} took advantage of a modified protocol that preserved the native chemical structure of the cellulose in the nanofibers, yielding nanopaper with greatly improved thermal stability. The authors coated their 20 μm-thick nanopaper with a 2 μm-thick olefin polymer and fabricated bottom-gate, bottom-contact p-channel polymer TFTs with a channel length of 10 μm using a 300 nm-thick fluoropolymer gate dielectric; these TFTs had a carrier mobility of 1.3 cm$^2$ V$^{-1}$ s$^{-1}$, on/off current ratios up to 10$^8$ and a subthreshold slope of 0.84 V per decade (see Fig. 4).

Instead of nanofibers, Wang et al.\textsuperscript{37} utilized nanocrystals, which tend to be shorter than nanofibers (tens or hundreds of nanometers, rather than several microns) and thus tend to give a smoother surface of the nanopaper produced from them. Atomic layer deposition (ALD) was then used to coat the nanopaper with a thin aluminum-oxide layer, on which the authors fabricated top-gate TFTs based on a phase-separating blend of TIPS pentacene and poly[bis(4-phenyl)(2,4,6-trimethylphenyl)amine] (PTAA). The gate dielectric was a stack of 35 nm-thick C$_6$F$_{4}$H$_{12}$ (deposited by spin-coating) and 40 nm-thick Al$_2$O$_3$ (deposited by ALD). Owing to the relatively small thickness and large capacitance (31 nF cm$^{-2}$) of this double-layer gate dielectric, it was possible to operate these TFTs with relatively low voltages of 10 V. The TFTs had a channel length of 180 μm, a carrier mobility of 0.23 cm$^2$ V$^{-1}$ s$^{-1}$, an on/off ratio of 10$^5$ and a subthreshold slope of 0.9 V per decade.

Dai et al.\textsuperscript{38} exploited the fact that the 2,2,6,6-tetramethylpiperidine-1-oxyl-mediated oxidation process introduces a significant density of mobile sodium ions into the nanocellulose, which makes the nanopaper also an electrolyte. To fabricate TFTs, the authors used a sheet of 40 μm-thick nanopaper with a capacitance of 220 nF cm$^{-2}$ as both the substrate and the gate insulator, with the gate electrodes located on one surface and the organic semiconductor and the source/drain contacts located on the other surface of the substrate. Both p-channel and n-channel TFTs were fabricated, using C$_8$BTBT, PQT-12 and NTCDI-(CH$_2$C$_6$F$_3$)$_2$ as the semiconductors. The TFTs had a channel length of 100 μm, carrier mobilities between 0.01 and 0.07 cm$^2$ V$^{-1}$ s$^{-1}$, and on/off current ratios of about 10$^3$.

One drawback of manufacturing nanocellulose is that the process of disintegrating the native cellulose fibers into nanocellulose is associated with a relatively large energy consumption. An alternative is supercalendering, a technique in which conventionally manufactured paper is flattened at the end of the papermaking process by passing it through stacks of hard and soft cylindrical rollers. Paper produced by supercalendering is called glassine and is often used as an interleaving paper to protect fine art or delicate objects from contact with other materials. Its smooth surface makes glassine also useful for flexible electronics. In 2015, Hyun et al. reported on the fabrication of electrolyte-gated polymer TFTs on glassine paper in a side-gate architecture, using screen-printed graphene to define the gate electrodes and the source and drain contacts on the substrate surface, aerosol-jet-printed poly(3-hexylthiophene) P3HT as the semiconductor, and a drop-cast ion-gel electrolyte.\textsuperscript{39} Due to the large capacitance of the electrolyte (22 μF cm$^{-2}$), the TFTs had a low operating voltage of 2 V. For TFTs with a channel length of 60 μm, the authors demonstrated a carrier mobility of 0.14 cm$^2$ V$^{-1}$ s$^{-1}$, an on/off ratio of about 10$^3$, and excellent bending stability of the TFTs (see Fig. 5).

In response to the specific demands of flexible and printed electronics in terms of the substrate properties, a number of paper manufacturers have developed and commercialized specialty paper characterized by a small surface roughness. One example is PowerCoat™ HD from Arjowiggins Creative Papers, which was introduced in 2014. On this substrate, Wang et al.\textsuperscript{40} and later Raghuwanshi et al.\textsuperscript{41} fabricated organic TFTs based on a phase-separating blend of TIPS pentacene and either PTAA or polystyrene. The gate dielectric was a stack of an insulating polymer (either 45 nm-thick C$_6$F$_{4}$H$_{12}$ or 160 nm-thick PVP, deposited by spin-coating) and an insulating metal oxide (40 nm-thick Al$_2$O$_3$ and/or HfO$_2$, deposited by atomic layer deposition). The TFTs had a channel length of 90 or 180 μm, operating voltages of 10 V,
a carrier mobility of about $0.4 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ and an on/off ratio of $10^5$, and they displayed excellent long-term stability. Another brand of smooth specialty paper for printed electronics is p_e:smart from the Felix Schoeller Group, also introduced around 2014. On this paper, Mitra et al. fabricated top-gate polymer TFTs in which all functional layers were deposited by inkjet printing. Two different commercially available silver-nanoparticle inks were printed to define the source/drain contacts and the gate electrodes, an epoxy/nanosilica ink was used for the 4 μm-thick gate dielectric, and the amorphous polymer poly[bis(4-phenyl][2,4,6-trimethylphenyl)]amine] was employed as the semiconductor. The TFTs had a channel length of 50 μm, a carrier mobility of 0.087 cm$^2$ V$^{-1}$ s$^{-1}$ and an on/off ratio of $10^2$ (see Fig. 6).

For certain applications, such as conformable sensor arrays, a substrate with a thickness of less than 1 μm may be required. Lei et al. thus prepared sheets of paper with a thickness of 800 nm and a size of a few square-centimeters by reacting microcrystalline cellulose with hexamethyldisilazane, depositing the product onto a solid substrate by spin-coating and hydrolyzing the film in acetic acid vapor. On the 800 nm-thick substrates, the authors fabricated bottom-gate, top-contact TFTs based on a decomposable (natural-dye-based) semiconducting polymer with a channel length of 50 μm, a carrier mobility of 0.21 cm$^2$ V$^{-1}$ s$^{-1}$ and an on/off current ratio of $10^5$.

Paper is usually manufactured from cellulose, a linear polysaccharide forming the main structural component of the cell walls of green plants, including wood and cotton. A potential alternative to cellulose for papermaking is starch, which consists of linear and branched polysaccharides and is contained in large quantities in various agricultural crops, such as rice, wheat, corn and potatoes. In 2018, Jeong et al. reported on the preparation of thin, smooth and optically transparent substrates by gelatinization of potato starch (blended with a small amount of chemically crosslinked polyvinyl alcohol to enhance the mechanical properties) and on the fabrication of bottom-gate, top-contact TFTs on these substrates. The authors used a vapor-deposited parylene layer with a thickness of 870 nm as the gate dielectric and evaluated three
organic semiconductors: pentacene, DNTT and poly(dimethyltriarylamine) (PTAA). The best performance was obtained using pentacene and DNTT, for which a carrier mobility of about 0.3 cm² V⁻¹ s⁻¹ and an on/off current ratio above 10⁵ were obtained.

Lee et al.⁴⁵ recently described the fabrication of bottom-gate, top-contact pentacene TFTs on Bristol board, a smooth and relatively thick type of paperboard manufactured primarily for applications in fine arts and print media. The TFTs were fabricated directly on the surface of the 2.5 mm-thick paperboard without a coating layer. The TFTs had a channel length of 150 µm, an on/off current ratio of 10⁵ and a subthreshold slope of 0.3 V per decade. As the gate insulator, the authors employed a 630 nm-thick stack of gelatin and gelatin mixed with iron. Due to the electrolytic and hygroscopic properties of gelatin, its permittivity varies over several orders of magnitude depending on the humidity and the frequency at which the measurements are performed, which makes it difficult to extract a meaningful value for the carrier mobility of the TFTs from their current–voltage characteristics. (The authors measured the gate-insulator capacitance at a frequency of 1 MHz and then used the capacitance determined from this measurement to calculate a carrier mobility of 8 cm² V⁻¹ s⁻¹ for the TFTs, but since the current–voltage characteristics of the TFTs were measured under quasi-static conditions, this value significantly overestimates the true carrier mobility.)

5. Low-voltage organic TFTs and circuits on paper

Finally, we would like to briefly address the issue of low-voltage operation of organic TFTs and circuits fabricated on paper. Given that organic transistors are being developed primarily for mobile systems that will likely be powered by small batteries or solar cells, the maximum available supply voltage will be on the order of a few volts. One possibility to address this issue is the use of a thin, high-capacitance gate dielectric that allows the transistors to operate with small gate–source voltages. For this purpose, we have developed a hybrid AlOₓ/SAM gate dielectric with a thickness of about 5 nm and a capacitance of about 600 nF cm⁻² that allows a charge-carrier density close to 10¹³ cm⁻² to be induced in the organic semiconductor layer at gate–source voltages of about 3 V.²⁴,³⁶,⁴⁶ Fig. 7 shows photographs and measured electrical characteristics of p-channel and n-channel organic TFTs and circuits fabricated on commercially available cleanroom paper and on a banknote using this approach. The TFTs and circuits operate with supply voltages between 2 and 4 V, with small static power consumption (<100 pW per stage) and with signal propagation delays of a few microseconds per stage in 11-stage complementary ring oscillators.⁴⁷

6. Summary and outlook

Table 1 provides a summary of the characteristic properties and performance parameters reported in the literature for organic transistors fabricated on paper. By comparing the device-performance parameters listed in Table 1 with those commonly reported for organic transistors fabricated on plastic substrates, it can be seen that the performance of organic transistors on paper still lags behind that of the best organic transistors on plastic substrates. For example, while hole and electron mobilities of about 5 and 1 cm² V⁻¹ s⁻¹ are routinely achieved for p-channel and n-channel organic transistors fabricated on plastic substrates, respectively, the mobilities are currently smaller by a factor of about 2 to 5 for organic transistors fabricated on paper. For organic transistors fabricated on plastic substrates, on/off current ratios, subthreshold slopes and signal propagation delays of 10⁸, 62 mV per decade and 138 ns have been reported,⁴⁸ while the best values for organic transistors on paper are currently 10⁵, 90 mV per decade and 2 µs.⁴⁹ But the same comparison also suggests that the rate at which the performance of organic transistors on paper has been improved over the years is comparable to the rate at which the performance of organic transistors on plastic substrates has been improved. It is therefore not unreasonable to anticipate that paper may eventually replace plastics at least in some applications as the preferred substrate for organic electronics.

One aspect for future work will be the further reduction of the operating voltage of the transistors, because operating voltages greater than about 10 V are unrealistic for most applications. There are more than a hundred publications in which operating voltages of 1 V or less have been reported for organic transistors fabricated on glass, silicon or plastic substrates,⁴⁹ while for organic transistors on paper, only one such report exists.⁴⁷ This may reflect the difficulty of minimizing the gate-dielectric thickness without introducing prohibitively large gate leakage on substrates with significant surface roughness, but this must be considered a solvable problem. Another interesting challenge will be the fabrication of organic permeable-base transistors on paper. Organic permeable-base transistors are usually fabricated in a vertical architecture, which means that tight control of the thicknesses of the various layer in the transistors is even more critical than in planar field-effect transistors, and this will certainly lead to some interesting issues. Finally, a variety of aspects related to the integration of organic transistors into circuits and systems will need to be addressed, including device-parameter uniformity, passive components (capacitors, resistors), robust circuit design, signal integrity, memory, reliability and packaging.⁵¹,⁵²

Conflicts of interest

There are no conflicts to declare.

Acknowledgements

Open Access funding provided by the Max Planck Society.
Table 1  Summary of characteristic properties and performance parameters of organic transistors fabricated on paper. The first column refers to the list of references at the end of this article (OECT: organic electrochemical transistor, FET: field-effect transistor, EGFET: electrolyte-gated field-effect transistor, FeFET: ferroelectric memory field-effect transistor, inv.: inverter, RO: ring oscillator)

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Type of substrate</th>
<th>Surface coating</th>
<th>Type of devices</th>
<th>Organic semiconductor</th>
<th>Carrier type</th>
<th>Operating voltage (V)</th>
<th>Carrier mobility (cm² V⁻¹ s⁻¹)</th>
<th>On/off current ratio</th>
<th>Subthr. slope (V dec⁻¹)</th>
<th>Signal delay (s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>14</td>
<td>Photo paper</td>
<td>PE</td>
<td>OECT</td>
<td>PEDOT:PSS</td>
<td>p</td>
<td>2</td>
<td>10⁵</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>Photo paper</td>
<td>PE</td>
<td>OECT</td>
<td>PEDOT:PSS</td>
<td>p</td>
<td>2</td>
<td>4 × 10⁴</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>Specialty paper</td>
<td>PVP</td>
<td>FET, RO</td>
<td>Pentacene</td>
<td>p</td>
<td>0.7</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>Cotton paper</td>
<td>Parylene/SiO₂</td>
<td>FET</td>
<td>Poly(3-hexyltriophene)</td>
<td>p</td>
<td>40</td>
<td>0.086</td>
<td>10⁴</td>
<td>1.8</td>
<td>0.012</td>
</tr>
<tr>
<td>19 and 20</td>
<td>Photo paper</td>
<td>Parylene/SiO₂</td>
<td>FET</td>
<td>Poly(3-hexyltriophene)</td>
<td>p</td>
<td>1</td>
<td>10¹</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>Fine paper</td>
<td>4-Layer</td>
<td>EGFET</td>
<td>Poly(3-hexyltriophene)</td>
<td>p</td>
<td>2</td>
<td>10⁶</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>Fine paper</td>
<td>4-Layer</td>
<td>EGFET, RO</td>
<td>P3HT/PLLA</td>
<td>p</td>
<td>2</td>
<td>10⁶</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>BankNotes</td>
<td></td>
<td>FET, RO</td>
<td>DNTT</td>
<td>p</td>
<td>3</td>
<td>0.57</td>
<td>10²</td>
<td>0.11</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>BankNotes</td>
<td></td>
<td>FET, RO</td>
<td>F65CuPc</td>
<td>n</td>
<td>3</td>
<td>0.005</td>
<td>10²</td>
<td>0.26</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>BankNotes</td>
<td></td>
<td>FET, RO</td>
<td>Pentacene</td>
<td>p</td>
<td>15</td>
<td>0.19</td>
<td>10²</td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>BankNotes</td>
<td></td>
<td>FET, RO</td>
<td>Pentacene</td>
<td>p</td>
<td>15</td>
<td>0.52</td>
<td>10⁵</td>
<td>5.9 × 10⁻⁵</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>BankNotes</td>
<td></td>
<td>FET, RO</td>
<td>PTCDI(C8H17)₂</td>
<td>n</td>
<td>15</td>
<td>0.23</td>
<td>10²</td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>Printer paper</td>
<td></td>
<td>FET</td>
<td>DNTT</td>
<td>p</td>
<td>30</td>
<td>0.39</td>
<td>2 × 10⁻⁶</td>
<td>0.9</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>Printer paper</td>
<td></td>
<td>FET</td>
<td>DNTT</td>
<td>p</td>
<td>80</td>
<td>0.56</td>
<td>10³</td>
<td>1.4</td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>Photo paper</td>
<td></td>
<td>FET</td>
<td>Pentacene</td>
<td>p</td>
<td>60</td>
<td>0.09</td>
<td>10²</td>
<td></td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>Photo paper</td>
<td></td>
<td>FET</td>
<td>C8-BTBT</td>
<td>p</td>
<td>40</td>
<td>2.5</td>
<td>10⁶</td>
<td>1.4</td>
<td></td>
</tr>
<tr>
<td>33</td>
<td>Photo paper</td>
<td></td>
<td>FET</td>
<td>pBTTT</td>
<td>p</td>
<td>40</td>
<td>0.086</td>
<td>3 × 10⁴</td>
<td>18</td>
<td></td>
</tr>
<tr>
<td>34</td>
<td>Photo paper</td>
<td></td>
<td>FET</td>
<td>PQT-12</td>
<td>p</td>
<td>2</td>
<td>14</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>35</td>
<td>Nanosheet</td>
<td></td>
<td>EGFET</td>
<td>NTCDF(CH3C2F13)2</td>
<td>n</td>
<td>80</td>
<td>0.0043</td>
<td>2 × 10²</td>
<td></td>
<td></td>
</tr>
<tr>
<td>36</td>
<td>Nanosheet</td>
<td></td>
<td>EGFET</td>
<td>Merck Lisicon S1200</td>
<td>p</td>
<td>20</td>
<td>1.3</td>
<td>10³</td>
<td>0.84</td>
<td></td>
</tr>
<tr>
<td>37</td>
<td>Nanosheet</td>
<td></td>
<td>EGFET</td>
<td>TIPS pentacene/PTAA</td>
<td>n</td>
<td>10</td>
<td>0.23</td>
<td>10³</td>
<td>0.9</td>
<td></td>
</tr>
<tr>
<td>38</td>
<td>Nanosheet</td>
<td></td>
<td>EGFET</td>
<td>C8-BTBT</td>
<td>p</td>
<td>10</td>
<td>0.072</td>
<td>7 × 10⁻³</td>
<td></td>
<td></td>
</tr>
<tr>
<td>39</td>
<td>Glassine</td>
<td></td>
<td>EGFET</td>
<td>NTCDF(CH3C2F13)2</td>
<td>n</td>
<td>10</td>
<td>0.01</td>
<td>2 × 10⁴</td>
<td></td>
<td></td>
</tr>
<tr>
<td>40</td>
<td>PowerCoat HD</td>
<td></td>
<td>EGFET</td>
<td>Poly(3-hexyltriophene)</td>
<td>p</td>
<td>2</td>
<td>0.14</td>
<td>5 × 10⁻⁴</td>
<td></td>
<td></td>
</tr>
<tr>
<td>41</td>
<td>PowerCoat HD</td>
<td></td>
<td>EGFET</td>
<td>TIPS pentacene/PTAA</td>
<td>p</td>
<td>10</td>
<td>0.39</td>
<td>4 × 10⁻⁴</td>
<td>0.9</td>
<td></td>
</tr>
<tr>
<td>42</td>
<td>p_essmart</td>
<td></td>
<td>EGFET</td>
<td>TIPS pentacene/PS</td>
<td>p</td>
<td>10</td>
<td>0.44</td>
<td>10⁵</td>
<td></td>
<td></td>
</tr>
<tr>
<td>43</td>
<td>Thin paper</td>
<td></td>
<td>EGFET</td>
<td>PDPP-PD</td>
<td>p</td>
<td>10</td>
<td>0.21</td>
<td>10³</td>
<td></td>
<td></td>
</tr>
<tr>
<td>44</td>
<td>Starch paper</td>
<td></td>
<td>EGFET</td>
<td>Pentacene</td>
<td>p</td>
<td>40</td>
<td>0.37</td>
<td>5 × 10⁻⁵</td>
<td></td>
<td></td>
</tr>
<tr>
<td>45</td>
<td>Starch paper</td>
<td></td>
<td>EGFET</td>
<td>PTAA</td>
<td>p</td>
<td>40</td>
<td>0.36</td>
<td>10³</td>
<td></td>
<td></td>
</tr>
<tr>
<td>46</td>
<td>Thin paper</td>
<td></td>
<td>EGFET</td>
<td>Pentacene</td>
<td>p</td>
<td>5</td>
<td>10³</td>
<td></td>
<td>0.3</td>
<td></td>
</tr>
<tr>
<td>47</td>
<td>Cleanroom paper</td>
<td></td>
<td>EGFET</td>
<td>DNTT</td>
<td>p</td>
<td>2</td>
<td>1.6</td>
<td>10⁶</td>
<td>0.09</td>
<td></td>
</tr>
<tr>
<td>48</td>
<td>BankNotes</td>
<td></td>
<td>EGFET</td>
<td>DNTT</td>
<td>p</td>
<td>3</td>
<td>1.12</td>
<td>10⁷</td>
<td>0.1</td>
<td></td>
</tr>
<tr>
<td>49</td>
<td>BankNotes</td>
<td></td>
<td>EGFET, RO</td>
<td>ActivInk™ N1100</td>
<td>n</td>
<td>3</td>
<td>0.15</td>
<td>4 × 10⁶</td>
<td>0.18</td>
<td></td>
</tr>
</tbody>
</table>
References


