



Nanolithography using thermal stresses†

Cite this: *RSC Adv.*, 2018, 8, 4928

Gangadhar Purohit,^{ab} Deepak^{ab} and Monica Katiyar ^{*ab}

Nanometer separation (nanogap) in electrodes is a fundamental requirement for several nanoscale devices having applications in nanoelectronics, nanophotonics, biosensing, nanoporous filters, healthcare and medical diagnostics. Most nanolithography techniques, other than extreme/deep ultraviolet lithography are serial processes, such as e-beam lithography, and therefore not scalable. We demonstrate fabrication of nanogaps in Au electrodes over a large area/wafer in parallel processing mode resulting in high throughput. The proposed technique requires tools that are already available in a typical semiconductor device fabrication facility. The concept involves designing a ceramic/metal multilayer structure which is heated to bring the ceramic under tensile stress, and as a result it develops cracks due to low fracture toughness of the ceramic. The feasibility of this idea was established by calculating thermal stresses in different multilayers when heated to a specified temperature level. At practical temperatures, below 500 °C, the developed tensile stresses are higher than the critical stress needed for fracture. Subsequent to separation in the ceramic layer at the desired location, the underlying metal layer can be wet etched leading to separation in the metal also. For electrode fabrication, a predefined notch in the multilayer structure is used to obtain the nanogap at the desired location. For experimental validation, SiO_x/Au/Ti layers on glass and silicon are patterned in I-shaped electrodes using conventional optical lithography. After vacuum annealing and etching, nanogaps in Au electrodes are simultaneously formed across a large area substrate/wafer. The nanoscale gaps formed in the Au electrodes were inspected using optical microscopy, FE-SEM imaging and finally were verified using an electrical isolation test. We achieved nanogaps with dimensions of ~150–300 nm in Au electrodes on glass substrates.

Received 10th January 2018
 Accepted 11th January 2018

DOI: 10.1039/c8ra00278a

rsc.li/rsc-advances

1. Introduction

Fabrication techniques suitable for manufacturing processes are key to success of nanoelectronics.^{1,2} Several fabrication methods to make nanostructures in materials have already been demonstrated. These include: mechanically controllable break junction (MCBJ) method,³ electrochemical and chemical deposition,^{4,5} oblique angle shadow evaporation,^{6,7} electromigration and electrical breakdown method,⁸ optical lithography,^{9,10} focused ion beam (FIB) lithography,^{11,12} scanning probe lithography (SPL),^{13,14} electron beam lithography (EBL),^{15,16} dip pen lithography (DPL),^{17,18} imprint lithography¹⁹ and X-ray lithography.²⁰ Each technique has its strengths and weaknesses in regards to resolution, throughput, scalability and cost. Overall, all of them suffer from one or a combination of following problems – (i) non scalability: technique limited only to laboratories, (ii) throughput: creation of nanogap, device by device, consuming a long time and (iii) use of expensive equipment.

Thus far, few studies in literature have focused on scaling up production of nanogap in electrodes for practical electronic applications. Simultaneously fabricating nanogaps in a large number of electrodes in a single manufacturing process remains a challenge.

In this work, we demonstrate a technique for realizing a nanogap in electrodes using regular microelectronics processing equipment.²¹ The other strength of the invention is that it is scalable, a large number of nanogap electrodes can be simultaneously produced in a single processing step over a substrate or wafer. The basic thought behind the technique is that when layers of two materials having dissimilar thermal expansion coefficients are subjected to heating or cooling, one of the layers acquires a tensile stress and is susceptible to cracking, leading to nanogaps. The processing steps involve combination of following processes: (i) deposition of selected materials (having dissimilar thermal expansion coefficient), (ii) patterning the multilayer structure using standard lithography, (iii) subjecting the multilayer structure to thermal cycle that produces crack in one of the layers, (iv) using etching to transfer the crack to another layer. We define preferential locations for cracking by making a notch, thereby localizing the crack in desired location simultaneously at a large number of places on the substrate. Such cracks can be formed in any material. If formed in a metal layer, it will separate the electrodes with a nanometer gap.

^aMaterials Science & Engineering, Indian Institute of Technology Kanpur, UP-208016, India

^bNational Centre for Flexible Electronics, Indian Institute of Technology Kanpur, UP-208016, India. E-mail: mk@iitk.ac.in

† Electronic supplementary information (ESI) available. See DOI: 10.1039/c8ra00278a



Crack formation is mainly considered as material failure and is often focused on how to avoid them in most research, one famous example is interconnects cracking in integrated circuits. However, close investigation on cracking phenomena and its possible applications have demonstrated cracks as useful features for device fabrication,^{22–25} for growth of nanowires or to form nanochannels,^{26,27} as a tool for controlled patterning during thin film deposition²⁸ and as microfluidic channels.^{29,30} There are some published reports on crack based lithography.^{31–34} Dubois *et al.* have shown crack junctions defining nanogap in titanium nitride (TiN). They have followed a process where stress build up due to suspended nature of electrodes leads to formation of a crack. To elaborate on the work further, first notched TiN electrode bridges were fabricated using focused e-beam nanolithography technique. The notched TiN electrode bridges were fabricated on top of a sacrificial layer of Al₂O₃. Upon chemical etching of Al₂O₃ notched TiN electrode bridge is suspended. At last crack was formed only at notched point of electrode bridges due to local stress build up by the hanging nano-patterned electrode bridges. The technique already uses e-beam lithography and is limited to brittle materials such as TiN electrodes. Cui *et al.* demonstrated fabrication of suspended narrow bridges of Au thin films using e-beam lithography and milling of underneath SiO₂ layer (below the notched Au electrodes) by focused ion beam (FIB). The nanogap junction is created in this structure due to the grain boundary cracking of Au ultrathin film. Both technique use e-beam lithography and FIB milling, both are expensive and have low throughput. FIB milling also causes contamination at the nano-junction. In summary, the earlier crack based lithography techniques are using expensive equipment and are not scalable to large area.

Our proposed technique²¹ has potential for mass production of nanogap electrodes in a parallel processing mode using micrometer scale photolithography process. Designing multi-layer structure using materials with different thermal expansion coefficient is key to our idea. The basic thought behind the technique is that when layers of two materials having dissimilar thermal expansion coefficients are subjected to heating or cooling, one of the layers acquires a tensile stress and is susceptible to cracking, leading to nanogaps. But this cracking would be uncontrolled. Hence, another aspect of our invention is to do parallel processing by defining preferential locations for cracking, thereby localizing the crack in desired locations, simultaneously at a large number of places on a substrate. In this work, gold is selected as electrode material, it has several applications due to good conducting properties, stability and compatibility with industrial semiconductor processes. The paper is divided into two parts, in the first part simulation results are presented that predict that there is enough thermal stress generated in the structure of multilayered materials to initiate a crack that leads to creation of a nanogap. In the second part we present experimental verification of the concept. We have implemented the idea as a proof-of-concept on 1 × 1 square inch substrate containing 256 numbers of devices in an array. We have patterned features with ~150–400 nm dimensions using our research laboratory based photolithography

facility capable of ~2 μm patterning. In principle, technique can be improved further by using improved processing conditions.

2. Results and discussion

2.1 Simulations based test of feasibility

The state of stress is calculated by Abaqus (details of the model can be found in the ESI section†). We first verify our calculations, that is, the meshing and model selection, by comparing the computed results in situations where an analytical solution may exist. For example, consider sample geometry and the coordinate system shown in Fig. 1, in which a thin layer of Au film is atop a thick glass substrate.

All materials are assumed isotropic, hence only two parameters are needed for stress calculation, namely modulus of elasticity (E) and Poisson's ratio (ν), along with the coefficient of thermal expansion (CTE) for each material. These are taken from literature. Table 1 lists the values used in the simulations for borosilicate glass, Au, Ti and SiO₂, the last two materials being present in the later calculations. Borosilicate glass is taken as thick substrate during calculation; hence all parameters pertaining to bulk values are used. Its elastic modulus, Poisson's ratio and CTE are reported as 63 GPa, 0.2 and 3.25–3.3 × 10⁻⁶/K.^{35,36}

However, for Au the value of modulus of elasticity varies from that of bulk gold to its thin film form. The Young's modulus of gold thin film (18–73 nm) is reported in the range of 69.1 ± 2.6 GPa by Salvadori *et al.*^{37,38} and Vaz *et al.*³⁹ Some groups^{40,41} have measured Au thin film elastic modulus as 73 GPa and bulk gold elastic modulus as 79–80 GPa. Using surface micro machined beam structures, modulus of elasticity is measured between 35.2–43.9 GPa for a thermally evaporated gold film of 100 nm thickness.⁴² The elastic modulus E for an Au film of thickness 150 nm is measured as 51.4 ± 10.6 GPa by Sharpe *et al.*⁴⁰ In order to estimate the order of stress generated during heating or cooling, we have taken a middle value of 41 GPa for elastic modulus of Au. Poisson's ratio and CTE for Au are reported as 0.42 and 14.2–14.7 × 10⁻⁶/K, respectively.^{41,43} Similarly, the material properties for Ti and SiO₂ thin films are taken from ref. 44.




Fig. 1 Schematic diagram showing relevant stress components in the film and substrate.



Table 1 Values of E , ν and α used in the simulations for borosilicate glass, Au, Ti and SiO₂ (ref. 44–47)

Material properties	Borosilicate glass	Titanium film (Ti)	Gold thin film (Au)	Silicon oxide (SiO ₂)
Modulus of elasticity, E (GPa)	63	115	41	68
Poisson's ratio, ν	0.20	0.32	0.42	0.17
Thermal expansion co-efficient, α (K ⁻¹)	3.3×10^{-6}	8.41×10^{-6}	13.9×10^{-6}	0.55×10^{-6}

Reverting back to the calculations of stress in a 50 nm gold layer atop thick glass, this case can be regarded as plane stress condition with biaxial loading in which σ_{22} is zero. Under the assumption of isotropic properties, $\sigma_{11} = \sigma_{33} = \sigma_{\text{Au}}$. This stress is known analytically to be equal to $\sigma_{\text{Au}} = -\left(\frac{E}{1-\nu}\right)\epsilon_{\text{Au}} = -\left(\frac{E}{1-\nu}\right)(\alpha_{\text{Au}} - \alpha_{\text{g}})\Delta T$.⁴⁸ For a $|\Delta T| = 273$ K, the stress in the gold film amounts to 204.5 MPa. Our calculations using Abaqus for cooling from 573 to 300 K leads to a tensile stress and for heating from 300 to 573 K to a compressive stress. The stress in both cases is 204.5 MPa and spatially uniform, which compares well with the analytical result, thus validating our calculations.

Now, we examine a structure in which a thin adhesion layer of Ti (10 nm) is sandwiched between glass and a gold layer (50 nm), as will be required in experiments and indicated in Fig. 2. In this figure, the two metal layers are in I-shape that provides two pads (for eventual electrical probing). The central metal line is to be separated by cracks; a notch is provided to guide, that is, localize the crack formation to a desired position. The symmetry of the domain requires simulation only in quarter of the structure as also shown by dotted region in the same figure.

We calculate the tensile and compressive stresses in Au thin film due to heating or cooling. For the case of cooling, we assumed that the metal films are deposited on glass at some high temperature, maximum value of which in the calculation is 500 °C. At the deposition temperature, the Au film is stress free. Then film on glass is cooled to 27 °C. Due to mismatch of thermal expansion coefficient between the two layers, Au having greater thermal expansion coefficient, a tensile stress field is created in the bilayer structure. It may be noted that since the




Fig. 3 Thermal stress σ_{11} in gold film at notch tip upon heating or cooling. Red symbols denote amount of temperature increase on heating and black symbols denote amount of decrease in temperature on cooling. This is for a case where wedge to wedge separation (d) is 7 μm , notch depth (t) is 3.5 μm and notch angle (θ) is 40°.

properties are isotropic and taken to be temperature independent in the calculations, it does not matter what the absolute temperatures are; rather, only the amount of cooling is important. Hence, it is equally applicable that the film is deposited at 27 °C and then heated up. Thus, only ΔT , the amount of cooling or heating, should be taken as relevant rather than the actual deposition temperature. Further, it may be noted, that due to




Fig. 2 The substrate is glass (grey) on top of which are 10 nm Ti adhesion layer (violet) and 50 nm Au (yellow). The dimensions are included but the figure is not to the scale and notch is characterized by d , t and θ ; the dotted region of glass is the calculation domain.






Fig. 4 Thermal stress in thick glass/Ti (10 nm)/Au (50 nm). The metal film is in tension (yellow) while the glass is in compression (blue) after cooling from 500 to 27 °C.

presence of a notch, now in a circular region around the notch, a fine mesh of larger number of elements is used.

Upon cooling the deposited metal films by a fixed amount, a tensile stress develops. In Fig. 3, we show the tensile stress σ_{11} (whose value determines whether a crack will form in the Au film) in the notch region in gold as a function of amount of cooling (or heating). In Fig. 4, for a case where metal is deposited at 500 °C and then cooled to 27 °C, that is by an amount of 473 °C, we show that a tensile stress develops in the gold film, while the thick substrate, the glass, is in slight compression. The stress is mostly uniform in the metal, with only slightly increased values in the notched region. Thus in Fig. 3, σ_{11} stress, tensile in metal upon cooling and compressive upon heating, reduces as the amount of cooling or heating is reduced. The question we address by these calculations is whether a practical ΔT of cooling (or heating in another case later) is available to propagate a crack in the film that is to be patterned. Thus, we also approximate the critical stress needed for fracture from the fracture toughness data.

Since only the metal film is in tension, critical stresses that lead to cracking are expected only in the metal. Within metal too, Ti is very thin (only to promote adhesion of gold to glass) and adjacent to glass. Hence, maximum stress is available in the gold film. Its value after cooling by 473 °C (that is, to 27 °C), is 401 MPa. Crack formation will usually take place when stress value of a material is more than the critical stress for fracture. But gold normally has ductile behaviour and plastically deforms, and does not easily crack although stress value is more than the critical stress of fracture.

For simplicity in approximation, we estimate the critical stress for crack formation in Au film using $K_{IC} = K\sigma_{crit}\sqrt{\pi c}$.⁴⁹ In this, K is taken as 1 and we assume existing crack of length (c) in range 0.2 to 1 μm ; note that the approximation is adequate because the purpose is only to estimate if the thermal stress is in similar range as the critical stress and hence motivating physical experimentation. Inclusion of a notch helps in creating a pre-existing crack in the bridge that needs to be propagated across the bridge. In Table 2, for column on Au, based on the fracture toughness, K_{IC} of 0.5 $\text{MPa m}^{1/2}$ (0.45 $\text{MPa m}^{1/2}$ in ref. 50 and 0.7 $\text{MPa m}^{1/2}$ in ref. 51), critical stress is calculated for two assumed values of c and they are compared with the thermal stress computed for $\Delta T = 473$ °C. Clearly, with presence of submicron notches, cooling by temperatures on the order of 300–500 °C, forming a crack in gold film may be feasible.

However, there are difficulties in this approach. In most cases, metals are not deposited at high temperatures. Hence, margin for cooling by such amounts are not practical. Second, the same substrate, glass or silicon, may have multiple metals deposited on it. That would require cooling by different amounts to cause crack propagation in the metal. Hence, a process is needed that is preferably done in heating, rather than cooling, as heating by 400–500 °C is practical and it should be independent of the metal that needs to be patterned.

Hence an alternative idea involves depositing a ceramic thin film of lower thermal expansion coefficient than metal, such as SiO_2 or Si_3N_4 , on top of the Au layer. In this case, upon heating, it is the ceramic film that will be in tensile stress and the metal film under compression. Thus cracking would happen in the brittle ceramic film. Once the ceramic film cracks, a metal etching step (dry or wet) would remove the metal in cracked region while the ceramic film protects the remaining metal, leading to a separation in the metal. In effect, the ceramic film also acts as a hard mask during etching.

Therefore we again calculate the stress at the notched region in a stack glass/Ti/Au/ SiO_x . The geometry remains the same as in Fig. 2, except an additional SiO_x layer of 300 nm, sufficient to provide etch resistance later when Au and Ti are being etched, is found on top of gold. In this case, the film stack on glass is heated from room temperature to different annealing temperatures. Stress distribution in the stack, assuming films are deposited at 27 °C and then heated up to 500 °C, is shown in Fig. 5. Tensile stress is indicated by orange color in SiO_x film, compressive stress is indicated by blue color in Ti/Au metal layers and green color (mild compression) in thick glass substrates. In Fig. 5b, red color indicates stress concentration at

Table 2 Comparison of computed stress at the notch tip with critical stress needed for crack initiation

Crack length, μm	Au		SiO_2		
	$\sigma_{crit,Au}$ (MPa) for $K_{IC} = 0.5 \text{ MPa m}^{1/2}$	Computed σ_{11} (MPa) in the notched region	σ_{crit} (MPa) for $K_{IC} = 0.92 \text{ MPa m}^{1/2}$	σ_{crit} (MPa) for $K_{IC} = 0.09 \text{ MPa m}^{1/2}$	Computed σ_{11} (MPa) in the notched region
0.2	630.84	401 ($\Delta T = 473$ °C)	1160.75	113.55	137 ($\Delta T = 273$ °C),
1	282.12		519.0	50.78	238 ($\Delta T = 473$ °C)






Fig. 5 Stresses generated on multilayered thin films of Ti/Au/SiO_x when heated to 500 °C. (a) Top view of stress map, (b) side view of stress distribution in one quadrant of the structure, with red color indicating stress concentration at the notch top and (c) a magnified view of thin film stacking, showing compressive (blue) stress in metal layers. Also, now glass is in slight tension.

the notch tip. The stresses developing in SiO_x film are tensile in nature during heating because of co-efficient of thermal expansion difference between SiO_x and Au films.

In Fig. 6, the tensile stress in SiO_x film at the notch is plotted. Amount of stresses developed increase with the increase in annealing temperature. For the sake of completeness, we have also plotted in the same figure data for compressive stress in SiO_x film if it were cooled and as expected they turn out to be similar in magnitude as tensile stress for equivalent heating.




Fig. 6 Thermal stress σ_{11} in SiO_x film at notch tip upon heating or cooling. Red symbols denote amount of temperature increase on heating and black symbols denote amount of decrease in temperature on cooling. The notch parameters in the simulation are the same as in Fig. 3.

We again determine if the tensile stress so generated in SiO_x film during heating is sufficient to cause crack opening. Literature^{52,53} reveals value of fracture toughness, K_{IC} , of SiO₂ films in the range of 0.09–0.92 MPa m^{1/2}. Accordingly, as in Table 2, critical tensile stress on SiO₂ is calculated for two values of both K_{IC} and c and they are compared with computed tensile stress for two values of $|\Delta T|$, 273 and 473 °C. Heating the metal/SiO_x films by 300–500 °C is much more convenient and as seen from Table 2, for lower values of K_{IC} and submicron cracks, this process may be feasible.

Since the calculations only establish the feasibility, we also demonstrate formation of cracks through experimentation, first on glass and subsequently on silicon as well, the two substrates which are commonly used.

2.2 Demonstration of electrically isolated electrodes by crack formation

The proposed idea of causing separation in metal line by thermal stress cracking was first verified on glass substrate. At first, only Au and Ti layers were deposited, both at room temperature, as in Fig. 2 (after patterning), which potentially can be directly cracked when cooled. However, unfortunately, the amount of cooling is limited; in our case using liquid nitrogen provides cooling for room temperature deposited Ti/Au layers only by an amount approximately 225 °C. Further, the attempts with this approach failed as the glass itself cracked in liquid nitrogen. Hence, this approach was abandoned and we deposited silicon oxide on top of the metal, for cracking the oxide by heating. In this approach also, we first made patterns of Ti/Au/SiO_x by photolithography similar to that in Fig. 2 (process given in Experimental section), except it did not have the notch. Deposition of SiO_x layer was done at a temperature of 200 °C, as peeling out of SiO_x layer was observed when






Fig. 7 A rectangular electrode in the center is connected by a bridge (see circled region) to smaller square shaped electrodes; the expanded view of the bridge is also shown, in which the bridge is shown to have notches defined by parameters d , t and θ . Once a crack forms at the notch, the rectangular and square electrode pads are separated from each other.

deposited at room temperature. In this case, during heating, we observed crack emanating at random locations. As a consequence, a notch was included in the structure to localize the crack at the desired location.

The patterned substrates, with the notch, were taken for heat treatment to generate thermal stress at a specified temperature. After the crack formation in SiO_x layer, the Au and Ti layer below the nanogaps were etched using the same process as described during substrate preparation. So the same etchants for Au and Ti were used, but for shorter duration, less than a minute for gold and approximately 20 s for Ti, to avoid over etching and




Fig. 9 Electrical isolation behavior of the nanogap in Au electrodes having $8 \mu\text{m}$ wedge-to-wedge separation and 40° notch angle.

widening of the opening in metal beyond the width of the crack in SiO_x . Finally, the SiO_x layer was also etched out, leaving only metal electrode, separated at the notch. The separation in the metal is guided by the notch. We examined several notch geometries, combined into a pattern as in Fig. 7, which is generated after photolithography and etching of Ti/Au/ SiO_x layers. The large rectangular pad serves as one electrode and the satellite square pads as the other during electrical probing. The square pads are connected to the central pad through narrow bridges, at the circled area, whose expanded view is also shown. In all cases, the bridge length is $40 \mu\text{m}$.

For localizing the cracks in a specified location, it is important to produce a notch that causes sufficient stress concentration at the tip for the crack to propagate here first. Hence, we examine various combinations of parameters d , t and θ , indicated in Fig. 7. Specifically, the design values for these were, wedge-to-wedge separation, d , as 2, 4, 6 and $8 \mu\text{m}$ and for each of these, the combinations for t and the angle of notches, (t, θ) , designed are $(2 \mu\text{m}, 90^\circ)$, $(2.5 \mu\text{m}, 70^\circ)$, $(3.5 \mu\text{m}, 50^\circ)$ and $(4 \mu\text{m}, 40^\circ)$. However, their values actually realized by wet etching (which is available to us, rather than dry etching) at this small scale are significantly different and are noted subsequently.

The preformed substrates of kind shown in Fig. 7, were heated up to a temperature ranging from 300 to 500°C , to determine the optimum temperature for the formation of cracks for various notch geometries. Further, the heating was




Fig. 8 Glass/Ti/Au/ SiO_x bridge for 40° notch angle and wedge-to-wedge separation of $8 \mu\text{m}$, (a) optical image before thermal treatment, (b) optical image after thermal treatment at 350°C , (c) FE-SEM image of nanogap after etching of Au/Ti layers and SiO_x stripping; the gap width is approximately 200 nm.






Fig. 10 (a) Nanogap formation at the notch in the patterned electrodes of Au/Ti on SiO₂/Si-substrate, (b) enlarged one of the nanogap electrode that shows 359 nm gap.

performed in vacuum so as to avoid oxidation of metals, especially titanium and also other metals most of which can be used in this process. The temperature was raised at a rate 5 °C per minute and at the set point held for 1 hour.

For illustration, we show one of the bridge in Fig. 8a that has design value of 8 μm wedge-to-wedge separation, $t = 4$ μm and 40° notch angle before annealing. The measured values from the figure are $d = 8.2$ μm, $t = 2.6$ and 2.7 μm (top and bottom notch). Since we employed wet etching (both for making the photo-mask as well as for patterning) which is isotropic, the corners, and even the notch tips, are rounded, therefore angles are not measured. Fig. 8b shows another optical image of

a bridge after vacuum annealing at 350 °C, where crack of nanometer width is formed at the notch, as desired. This crack exists only in SiO_x layer, that is, it does not pass through the underlying Au films because of the weak interfacial bonding between them and also that Au film is ductile, much less susceptible to sharp cracking. But wet etching of Ti/Au layer through the crack, with SiO_x serving as hard mask during etching, and later stripping SiO_x leads to the FE-SEM image in Fig. 8c. The nanogap formed in this electrode is ~200 nm. The nanogap widths were measured for notched electrode bridges with $d = 8$ μm and $\theta = 40$ °C from a substrate, and the resulting gap is 237 ± 40 nm. Here again, isotropic nature of wet etching results in an undercut/over etching in the Au/Ti films below the SiO_x layer, leading to wider gap than created by nanogap crack in SiO_x. With the implementation of dry etching and semiconductor processing having stringent process control, such as that available in the industry, the proposed technique may result in controlled formation of nanogaps in electrodes over a large area. The proof of the concept, however, is clearly evident.

To check whether nanogaps were electrically isolated or not, they were characterized by electrically probing in air atmosphere at room temperature using Keithley source meter unit. Fig. 9 shows typical isolation behavior of nanogaps formed by this technique.




Fig. 11 (a) Process yield (%) for notch geometry having $d = 6$ μm with varying notch angles. (b) Relative process yield as a function of notch angle (θ). Cumulative data from all samples annealed at 450 °C temperature is used. (c) Relative process yield as a function of wedge-to-wedge distance (d) for a fixed notch angle of 40° and annealing temperature 450 °C.



This thermal stress induced technique for making nanometer separated electrodes is independent of the substrate. Next, the glass substrate is replaced by, the silicon substrate with thermally grown SiO_2 . During thermal annealing at 350°C , there is no crack formation on the thermally grown SiO_2 film on Si-substrate. Cracks are formed only at the notched points of the patterned e-beam deposited SiO_x on Au/Ti. Fig. 10 shows FE-SEM image of nanogap formed in Au/Ti electrodes on SiO_2 /Si substrate; here the nanogap is measured after SiO_x stripping. The reason for increase in the nanogap dimension may be due to change in the intrinsic stresses in the film being different when deposited on different substrates. Nam *et al.*²⁸ have also shown that they can control the crack width by controlling the intrinsic stresses during film deposition.

We observed cracks in all cases except where notch formation was not proper due to over etching. In some cases, crack propagation started at both notches on either sides of the bridge width, but did not meet together to form a continuous gap. These were not counted in yield of the process. Mechanism for formation of the gap involves crack initiation at the notch and then its propagation across the bridge due to the brittle nature of SiO_x . In spite of the processing issues, the yield observed for $6\ \mu\text{m}$ wedge-to-wedge separation and 40° notch angle is 93% as shown in Fig. 11a. This gives us confidence that with improved processing higher yields will be possible with this technique.

The measured yield of the technique, for forming continuous crack across the bridge at 450°C annealing temperature, is shown in Fig. 11b for all runs as a function of notch angle. We observe that the maximum yield for crack propagation occurs at notches having design angle 40° . We can conclude that sharp notch geometry is critical for our technique. In Fig. 11c, we also observed that for a given notch angle 40° , wedge-to-wedge separation $6\ \mu\text{m}$ has best yield. However, we can not draw any conclusion at this stage without improving the dimensional accuracy of the notch during optical lithography. We also did not observe significant difference in the yield with the change in annealing temperature.

We have successfully demonstrated that it is possible to simultaneously generate nanogap electrodes across a large substrate. The wet chemical etching during patterning did not allow creation of sharp notch geometries. Further, isotropic nature of Au/Ti wet etching formed an under cut in the Au/Ti films below the SiO_x layer, this resulted in rough edges. Using industrial photolithography and dry etching techniques, significantly improved results are expected as notch dimensions can be controlled to higher precision. The proposed idea has advantage of low cost (only micrometer lithography tools), large area and high throughput. Our technique represents an important step towards processing complex integrated nano-electronics circuits in a single step.

3. Conclusions

Using conventional optical lithography and vacuum heating, nanometer separation between planar electrodes are made across a large area substrate/wafer in a single step. Importance

of this lies in the fact that while most techniques for causing separation in nano-dimension are serial process of a wafer, taking substantial time to process even a single wafer, the technique presented here would be carried out on whole wafer (and perhaps a stack of wafers) in one go. In that context, this is a cost effective technique for nanogap fabrication.

We have achieved nanogap dimensions $\sim 150\text{--}300\ \text{nm}$ using only conventional lithography and subsequent thermal annealing. It may be argued that techniques such as extreme UV and immersion lithography, which are step and repeat could also give similar dimensions. However, we have only provided a proof of concept. It is expected that improved dimensional control using plain and common optical photolithography facility with higher resolution and dry etching of SiO_x /Au/Ti stack would give much smaller gaps, depending on the sharpness of the crack. Nanogap size can be further reduced by controlling the intrinsic stress of SiO_x film. Here the concept was tested using only Au/Ti electrodes on glass or silicon. However, it is independent of the metal and substrate used, which is also a great advantage.

4. Experimental

4.1 Patterned substrate

Normal borosilicate glass was used as a substrate, prepared by cleaning with soap solutions, followed by cleaning with solutions, RCA1 and RCA2, for removing organic and metal contaminations, respectively. In case of Si-substrate, an highly As doped silicon n^{++} Si (100) (resistivity $< 0.001\ \Omega\ \text{cm}$) covered with $200\ \text{nm}$ thin thermally grown SiO_2 was used for device fabrication in which doped Si acts as the substrate as well as gate electrode, if needed for transistor measurements. Then, multilayer of Ti ($10\ \text{nm}$), Au ($50\ \text{nm}$) and SiO_x ($300\ \text{nm}$) were deposited on the substrate by using e-beam vapor deposition without breaking vacuum in between the deposition steps. For Au film, $10\ \text{nm}$ of Ti film was needed as the adhesion promoter to the glass substrate.

Using conventional optical lithography process, the patterning of SiO_x /Au/Ti layers was first done to form an electrode structure in which a notch is present, as in Fig. 2. This is done by spin-coating a resist layer (TFP 310) on top of multilayer thin films and then exposing the resist by using a photo-mask. After development of exposed area (we used positive photoresist), the latent image of notched electrode bridge was formed on the resist layer. Then the resist pattern was transferred to the SiO_x /Au/Ti layers using isotropic chemical etching.

The sequence for chemical etching was from top SiO_x film, to Au and finally Ti, while photoresist acted as a mask over the desired notched electrode bridge. Buffer oxide etchant (BOE) was used for SiO_x etching. Typically 10 parts 40% NH_4F solution to 1 part 49% HF solution by volume was used to prepare BOE solution. The substrate was dipped in BOE etchant for around 2 minutes to etch out $300\ \text{nm}$ thick SiO_x . Au and Ti layers were patterned using etchant solutions of (KI/I_2) and HF, respectively. The mixing ratio of $\text{KI} : \text{I}_2 : \text{H}_2\text{O} = 4\ \text{g} : 1\ \text{g} : 250\ \text{ml}$ was prepared and used as a warm solution during Au etching. The etching times for Au and Ti layers were around 2 minutes 10 s at 35°C and 40 s at room temperature, respectively. Finally, the



protecting photoresist was stripped off from the patterned notched electrode bridge.

Conflicts of interest

The authors report no competing financial interests.

References

- 1 J. A. Liddle and G. M. Gallatin, *ACS Nano*, 2016, **10**, 2995–3014.
- 2 M. Imboden and D. Bishop, *Phys. Today*, 2014, **67**, 45–50.
- 3 M. A. Reed, C. Zhou, C. J. Muller, T. P. Burgin and J. M. Tour, *Science*, 1997, **278**, 252–254.
- 4 S. Jemmy, L. S. Rosemary and D. C. Scotts, *J. Micromech. Microeng.*, 2010, **20**, 045016.
- 5 A. F. Morpurgo, C. M. Marcus and D. B. Robinson, *Appl. Phys. Lett.*, 1999, **74**, 2084–2086.
- 6 G. J. Dolan, *Appl. Phys. Lett.*, 1977, **31**, 337–339.
- 7 D. Gupta, S. S. K. Iyer, M. Katiyar and D. Gupta, Indian Patent, Application No. 1775/DEL/2004, 2004.
- 8 D. E. Johnston, D. R. Strachan and A. T. C. Johnson, *Nano Lett.*, 2007, **7**, 2774–2777.
- 9 T. M. B. Mordechai Rothschild, T. H. Fedynyshyn, R. R. Kunz, V. Liberman, M. Switkes, N. N. Efremow Jr, S. T. Palmacci, J. H. C. Sedlacek, D. E. Hardy and A. Grenville, *Linc. Lab. J.*, 2003, **14**, 221–236.
- 10 C. Wagner and N. Harned, *Nat. Photon.*, 2010, **4**, 24–26.
- 11 T. Nagase, T. Kubota and S. Mashiko, *Thin Solid Films*, 2003, **438**, 374–377.
- 12 L. D. Menard and J. M. Ramsey, *Nano Lett.*, 2011, **11**, 512–517.
- 13 J. A. Dagata, J. Schneir, H. H. Harary, C. J. Evans, M. T. Postek and J. Bennett, *Appl. Phys. Lett.*, 1990, **56**, 2001–2003.
- 14 E. S. Snow and P. M. Campbell, *Science*, 1995, **270**, 1639–1641.
- 15 M. S. M. Saifullah, T. Ondarçuhu, D. K. Koltsov, C. Joachim and M. E. Welland, *Nanotechnology*, 2002, **13**, 659.
- 16 J. B. Lee, P. C. Chang, J. A. Liddle and V. Subramanian, *IEEE Trans. Electron Devices*, 2005, **52**, 1874–1879.
- 17 R. D. Piner, J. Zhu, F. Xu, S. Hong and C. A. Mirkin, *Science*, 1999, **283**, 661–663.
- 18 K. Salaita, S. W. Lee, X. Wang, L. Huang, T. M. Dellinger, C. Liu and C. A. Mirkin, *Small*, 2005, **1**, 940–945.
- 19 H. Schift, *J. Vac. Sci. Technol., B: Microelectron. Nanometer Struct.–Process., Meas., Phenom.*, 2008, **26**, 458–480.
- 20 J. R. Maldonado and M. Peckerar, *Microelectron. Eng.*, 2016, **161**, 87–93.
- 21 G. Purohit, D. Gupta and M. Katiyar, Indian Patent, Provisional patent application number - 194/DEL/2015, 2015.
- 22 T. Nishibe, *J. Vac. Sci. Technol., B: Microelectron. Nanometer Struct.–Process., Meas., Phenom.*, 1995, **13**, 1429–1433.
- 23 H.-I. Lee, S.-S. Park, D.-I. Park, S.-H. Hahm, J.-H. Lee and J.-H. Lee, *J. Vac. Sci. Technol., B: Microelectron. Nanometer Struct.–Process., Meas., Phenom.*, 1998, **16**, 762–764.
- 24 P. Dong-Il, Z. Woo-Jae, L. Jong-Hyun, L. Jung-Hee and H. Sung-Ho, *Jpn. J. Appl. Phys.*, 1998, **37**, 7205.
- 25 F.-M. Iván, G. Yolanda and B. Fernando, *Nanotechnology*, 2008, **19**, 275302.
- 26 B. E. Alaca, H. Sehitoglu and T. Saif, *Appl. Phys. Lett.*, 2004, **84**, 4669–4671.
- 27 R. Adelung, O. C. Aktas, J. Franc, A. Biswas, R. Kunz, M. Elbahri, J. Kanzow, U. Schurmann and F. Faupel, *Nat. Mater.*, 2004, **3**, 375–379.
- 28 K. H. Nam, I. H. Park and S. H. Ko, *Nature*, 2012, **485**, 221–224.
- 29 M. Kim, D. Ha and T. Kim, *Nat. Commun.*, 2015, **6**, 6247.
- 30 Q. Zhao, W. Wang, J. Shao, X. Li, H. Tian, L. Liu, X. Mei, Y. Ding and B. Lu, *Adv. Mater.*, 2016, **28**, 6337–6344.
- 31 V. Dubois, F. Niklaus and G. Stemme, *Adv. Mater.*, 2016, **28**, 2178–2182.
- 32 A. Cui, Z. Liu, H. Dong, Y. Wang, Y. Zhen, W. Li, J. Li, C. Gu and W. Hu, *Adv. Mater.*, 2015, **27**, 3002–3006.
- 33 A. Cui, Z. Liu, H. Dong, Y. Wang, Y. Zhen, W. Li, J. Li, C. Gu and W. Hu, *Sci. China Mater.*, 2015, **58**, 769–774.
- 34 V. Dubois, F. Niklaus and G. Stemme, *Microsyst. Nanoeng.*, 2017, **3**, 17042.
- 35 <http://www.pgo-online.com/intl/katalog/borofloat.html>.
- 36 N. Bouras, M. A. Madjoubi, M. Kolli, S. Benterki and M. Hamidouche, *Phys. Procedia*, 2009, **2**, 1135–1140.
- 37 M. C. Salvadori, I. G. Brown, A. R. Vaz, L. L. Melo and M. Cattani, *Phys. Rev. B*, 2003, **67**, 153404.
- 38 M. C. Salvadori, A. R. Vaz, L. L. Melo and M. Cattani, *Surf. Rev. Lett.*, 2003, **10**, 571–575.
- 39 M. C. S. A. R. Vaz and M. Cattani, *J. Metastable Nanocryst. Mater.*, 2004, **20–21**, 758–762.
- 40 J. W. N. Sharpe, J. Pulskamp, B. G. Mendis, C. Eberl, D. S. Gianola, R. Polcawich and K. J. Hemker, *ASME International Mechanical Engineering Congress and Exposition*, 2006, vol. 13290, pp. 533–540.
- 41 J. Lai, T. Perazzo, Z. Shi and A. Majumdar, *Sens. Actuators, A*, 1997, **58**, 113–119.
- 42 C.-W. Baek, Y.-K. Kim, Y. Ahn and Y.-H. Kim, *Sens. Actuators, A*, 2005, **117**, 17–27.
- 43 T. C. Hodge, S. A. Bidstrup-Allen and P. A. Kohl, *IEEE Trans. Compon. Packag. Manuf. Technol.*, 1997, **20**, 241–250.
- 44 J. D. Plummer, M. D. Deal and P. B. Griffin, *Silicon VLSI Technology-Fundamentals, Practice and Modeling*, Pearson Education Inc., Prentice Hall, p. 697.
- 45 H. D. Espinosa and B. C. Prorok, *J. Mater. Sci.*, 2003, **38**, 4125–4128.
- 46 H. D. Espinosa, B. C. Prorok and M. Fischer, *J. Mech. Phys. Solid.*, 2003, **51**, 47–67.
- 47 S. Okuda, M. Kobiyama and T. Inami, *Mater. Trans. JIM*, 1999, **40**, 412–415.
- 48 <https://ocw.mit.edu/courses/materials-science-and-engineering/3-11-mechanics-of-materials-fall-1999>.
- 49 M. W. Barsoum, *Fundamentals of Ceramics*, IOP Publishing Ltd., 2003, p. 363.
- 50 H. Hosokawa, A. V. Desai and M. A. Haque, *Thin Solid Films*, 2008, **516**, 6444–6447.
- 51 S. Olliges, P. A. Gruber, S. Orso, V. Auzelyte, Y. Ekinici, H. H. Solak and R. Spolenak, *Scr. Mater.*, 2008, **58**, 175–178.
- 52 V. Hatty, H. Kahn and A. H. Heuer, *J. Microelectromech. Syst.*, 2008, **17**, 943–947.
- 53 J. Malzbender and G. de With, *J. Non-Cryst. Solids*, 2000, **265**, 51–60.

