Effect of BCP buffer layer on eliminating charge accumulation for high performance of inverted perovskite solar cells†

Chuanliang Chen, Shasha Zhang, Shaohang Wu, Wenjun Zhang, Hongmei Zhu, Zhenzhong Xiong, Yanjun Zhang and Wei Chen

Bathocuproine (BCP) buffer layer has been commonly used in inverted p–i–n perovskite solar cells (PSCs) for high performance, but its working mechanism has not been thoroughly elucidated. Here, a series of devices have been fabricated with controlled thicknesses of BCP layers deposited by thermal evaporation. With the aid of J–V data fitting by a single-diode model, the effect of BCP layer thickness on the device performance has been identified. An optimal power conversion efficiency (PCE) up to 17.9% has been obtained for the device with a critical BCP thickness of 5 nm, thanks to the formation of ohmic contact and reduction of interfacial charge recombination. While if the BCP layer is too thin or too thick, charge accumulation will emerge due to different mechanisms and lead to device performance degradation, which have been clearly confirmed by capacitance–voltage (C–V) characteristic displaying a peak capacitance at a certain bias region under illumination. The insertion of such a critical thin BCP layer between PCBM and Ag also resulted in long-term stability improvement of the devices, of which the T80 lifetime increased from ~6 hours to ~50 hours in ambient air. This work gives insight into improving PSCs’ performance through buffer layer’s optimization, and the measurement of C–V characteristic provides a new clue to detect the defection of photovoltaic device associated with charge accumulation.

Introduction

Perovskite solar cells (PSC) have been intensively investigated since the organometal halide perovskites were used as sensitizers for photoelectrochemical cells in 2009, and its power conversion efficiency (PCE) has dramatically risen from 3.8% since then to currently 22.1%. The state of art PSCs have been reported with diverse device structures, such as regular mesoporous/planar structure with n–i–p layouts and inverted planar structure with p–i–n layouts. In the early stage of PSC research, the regular structure was more frequently reported. Later on, researchers gradually recognized the intrinsic drawbacks of some frequently used interfacial materials in the regular devices, such as compact TiO2 with charge extraction difficulty and spiro-OMeTAD with moisture sensitive (Li+, Cs+) and perovskite destructive additive (TBP). Therefore, currently, increasing attention has been paid to the inverted planar structure, in order to explore different combinations of interfacial materials and their impacts on the photovoltaic behaviors.

The first inverted PSC employed the structure of indium titanium oxide (ITO)/poly(3,4-ethylenedioxythiophene): poly(styrene-sulfonate) (PEDOT:PSS)/CH3NH3PbI3/PCBM/bathocuproine (BCP)/Ag, emerged in 2013 and obtained only a 3.9% efficiency. Afterwards, researchers step-by-step improved the efficiency of inverted PSCs over 10% by optimizing perovskite film’s morphology, introducing high work function NiOx interfacial layer to replace PEDOT:PSS and better deposition methods of NiOx layer. Seok and coworkers got a 14.1% efficiency through optimizing PCBM thickness and inserting LiF as buffer layer. A more superior performance was gained by Chen et al. based on the device structure of fluorindoped tin oxide (FTO)/NiMg(Li)O/CH3NH3PbI3/PCBM/Ti(Nb)O2/Ag: the PCE was elevated to 18.3% for small area (0.09 cm2) device and 15.0% (certified data) for large area (1 cm2) device. Recently, the certified PCE of large area (1 cm2) inverted device has been risen to 18.2% by the same group though perovskite/PCBM heterojunction engineering. In those previous literatures, an extremely thin layer of BCP, LiF or Ti(Nb)O2, was commonly used as buffer layer in the devices, which was inserted between PCBM and metal cathode and had great influence to the device performance. However, the role and working mechanism of buffer layer have not been elucidated thoroughly in PSC system.
In this study, the devices with inverted planar structure of FTO/NiMg(Li)O (20 nm)/perovskite (450 nm)/PCBM (60 nm)/BCP (x nm)/Ag (80 nm) with controlled BCP thicknesses have been fabricated. The BCP layers were deposited by thermal evaporation which was suitable for fabricating large-area device and exactly controlling the film thickness. The optimized device with a 5 nm-thick BCP layer has achieved the champion PCE of 17.9% under simulated AM 1.5G 100 mW cm\(^{-2}\) solar light, while 0 nm-thick and 13 nm-thick BCP layers have resulted in PCEs of 14.1% and 2.6% respectively. This demonstrated how critical the BCP thickness could influence the device performance. To clarify the working mechanism of BCP layer, a single-diode model has been introduced to fit the thickness-dependent \(J-V\) curves. In addition, capacitance–voltage (C–V) measurement has been involved to help understanding.

**Experimental details**

**Solar cell fabrications**

The fluorine-doped tin oxide (FTO)-coated glass substrates were first ultrasonically cleaned with cleaning fluid, deionized water, alcohol, and acetone respectively for 20 minutes in sequence. The NiMg(Li)O-based hole extraction layer was then deposited onto FTO-glass by spray pyrolysis at 500 °C. The precursor solution was composed of nickel(ii) acetylaceetate in a super-dehydrated acetonitrile and ethanol mixture.\(^5\) The CH\(_3\)NH\(_3\)-PbI\(_3\) perovskite layer, with a thickness of about 450 nm, was deposited employing a reported method;\(^6\) this was followed by the deposition of a thin PCBM layer (60 nm) by spin-coating its chlorobenzol solution (20 mg mL\(^{-1}\)) at 1500 rpm for 30 seconds. Subsequently, a BCP layer, used as buffer layer, was thermally evaporated under a high vacuum (<3 \times 10^{-4} Pa). Finally, the device was completed by thermal evaporation of an 80 nm-thick Ag cathode. The device architecture is shown in Fig. 1(a) and its high-resolution cross-sectional SEM image is given in Fig. 1(b).

**Characterization**

Cross-sectional image was taken on a high-resolution scanning electron microscope (Hitachi-4800) at a 10 kV accelerating voltage. A solar simulator (Oriel) fitted with a filtered 450 W xenon lamp was used to provide solar simulated irradiation. The photocurrent density–voltage (\(J-V\)) curves were measured using a Keithley 2400 source meter with scan rate of 0.1 V s\(^{-1}\) and the bias potential is in the range of −0.2 to 1.2 V. The light intensity of the simulated sunlight was calibrated to be 100 mW cm\(^{-2}\) by a standard c-Si solar cell and the effective area of the solar cell was defined to be 0.09 cm\(^2\) using a non-reflective metal mask. The capacitance–voltage (C–V) characteristics were measured on an electrochemical workstation (Zahner Zennium) under dark or illumination (LED white light, 60 mW cm\(^{-2}\)). The frequency was set at 1 kHz and the bias potentials ranged from −0.2 to 1.2 V.

**Result and discussion**

A series of devices with varying BCP layer thicknesses, based on the structure as depicted in Fig. 1(a), have been fabricated. Their forward scan \(J-V\) curves from high efficient and reproducible devices (typical devices) under simulated solar light (AM 1.5G, 100 mW cm\(^{-2}\)) are shown in Fig. 2(a) and the performance parameters derived from the \(J-V\) curves are summarized in Table 1. For accurately exploring the impact of varying BCP thickness on photovoltaic performance, the parameters of every 10 samples with the same BCP thickness, including \(V_{OC}, J_{SC}, FF, \) and PCE, are listed in Table S1.\(^†\) It is to be noted that the PCE increases firstly and then decreases with the increase of BCP thickness and achieves its highest value of 17.87% when the BCP thickness equals to 5 nm, the \(J-V\) curve of which is shown in Fig. 2(b). A similar trend is observed for \(J_{SC}\) and FF (see Fig. 2(d) and (e)). It is obvious that the thickness of BCP buffer layer can significantly affect the parameters of \(J_{SC}\) and FF, and then lead to the variation of PCE. The increase of \(J_{SC}\) and FF might be attributed to smaller series resistances and lower recombination rates as the BCP thickness increases from 0 to 5 nm; while the decrease of \(J_{SC}\) and FF as the BCP thickness further increases to 13 nm should be due to larger series resistances and higher recombination rates induced by too thick BCP layers. Just as shown in Fig. 2(a), S-shaped \(J-V\) curves

![Fig. 1](image_url) (a) The device structure of FTO/NiMg(Li)O/CH\(_3\)NH\(_3\)PbI\(_3\)/PCBM/BCP/Ag. (b) A high-resolution cross-sectional scanning electron microscopy (SEM) image of photovoltaic device with 5 nm-BCP buffer layer.
emerge both at the BCP thickness of 0 nm and 13 nm, which imply two different barriers for the photo-induced electrons to tunnel through. It is worth pointing out that $V_{OC}$ keeps nearly identical when the BCP thickness varies from 0 to 5 nm (see Fig. 2(c)), which is mainly attributed to the fact that $V_{OC}$ depends mainly on the relative energy levels between LUMO level of PCBM and $E_{vb}$ of NiMgLiO; while if BCP thickness increases from 5 nm to 13 nm, the $V_{OC}$ would decrease gradually due to serious electron–hole recombination induced by charge accumulation emerging at the interface between BCP and PCBM. After optimizing the interface layers, the champion device with 5 nm thickness of BCP layer is obtained with $V_{OC} = 1.06$ V, $J_{SC} = 21.2$ mA cm$^{-2}$, FF = 0.79, and PCE = 17.87%, the hysteresis phenomenon in this optimal device is negligible, as shown in Fig. 2(b).

To evaluate the effect of BCP buffer layer more clearly, a single-diode model has been employed to fit the series of $J-V$ curves of the devices. The corresponding equivalent circuit is shown in Fig. 3(a). The $J-V$ characteristic can be accordingly described by the following equation:

$$J = J_L - J_0 \left[ \exp \left( \frac{V + JR_S}{AT_V} \right) - 1 \right] - \frac{V + JR_S}{R_{SH}}$$

(1)

where $J_L$ is the photo-generated short-circuit current density, $J_0$ is the reverse saturation current density, $R_S$ is the series resistance, $R_{SH}$ is the shunt resistance, $A$ is the ideality factor of diode and $V_T = k_B T / e$ is the thermal voltage ($V_T = 25.85$ mV, when $T = 300$ K). When the shunt resistance $R_{SH}$ is large enough (>1 K ohm cm$^2$), eqn (1) can be simplified as the following equation

$$\frac{dV}{dJ} = A V_T (J_{SC} - J)^{-1} + R_S$$

(2)
It is clear that $-\frac{dV}{dJ}$ and $(J_{SC} - J)^{-1}$ obeys a linear relationship. The plot of $-\frac{dV}{dJ}$ vs. $(J_{SC} - J)^{-1}$ can yield the slope $AV_T$ and the intercept $R_S$ directly.27 Meanwhile, $R_{SH}$ can be deduced from the slope of $J-V$ curve near zero bias under illumination. The fitted parameters based on the $J-V$ curves in Fig. 2(a) are obtained by the above methods and summarized in Table 2. It is to be noticed that as the thickness of BCP layer increases from 0 to 13 nm, the series resistance $R_S$ decreases firstly and then increases significantly, which is shown in Fig. 3(b). An opposite trend is observed for $R_{SH}$ as illustrated in Fig. 3(c). The fitted results are well consistent with the above speculation on BCP layers’ roles on charge transfer and recombination.

It is suggested that the changes of $R_S$ and $R_{SH}$ can be explained as follows. For the device with 0 nm-BCP layer, Schottky contact can be formed between PCBM and Ag cathode,28 which would bring charge accumulation and relatively large series resistance, and then lead to degradation of device performance. However, such Schottky barrier height decided by the difference between the LUMO level of PCBM (−3.9 to 4.2 eV, different reports gave different values)5,9,11 and the work function of Ag (−4.3 eV versus vacuum) can only be 0.1–0.4 eV. Such charge transfer barrier is not very high, and just results in a small decrease on $J_{SC}$ (19.67 mA cm$^{-2}$) compared to its optimal value (21.11 mA cm$^{-2}$). Recombination will be increased to some extent, therefore, one may found $R_{SH}$ of 0 nm-BCP device (1262 ohm cm$^2$) is smaller than the optimal device (10 862 ohm cm$^2$) at BCP thickness of 5 nm.

When a thin BCP layer is inserted between PCBM and Ag cathode, $R_S$ become smaller thanks to the formation of better ohmic contact and $R_{SH}$ becomes larger due to decrease of interfacial recombination. These are consistent with the device getting improvement of $J_{SC}$ and FF. Especially, when the BCP thickness equals to 5 nm, the parameters of $R_S = 1.08$ ohm cm$^2$, $R_{SH} = 10 862$ ohm cm$^2$, both reach the optimal value, and the optimal device performance is achieved accordingly. However, when the BCP thickness is over 7 nm, $R_S$ becomes larger due to the low conductivity of BCP and $R_{SH}$ becomes smaller because more electron–hole recombination emerges due to the charge accumulation at the interface between PCBM and BCP layer. All of these result in serious degradation of device performance, as seen in Table 1. Another parameter, ideality factor ($A$), can be used to evaluate the process of carrier transport and carrier recombination in a PN junction solar cell.25 Here, $A$ (see Fig. 3(d)) decreases from 2.87 to 2.11 when the BCP thickness varies form 0 nm to 5 nm, which means electron–hole recombination reduces due to better ohmic contact. Subsequently, with BCP thickness' continuous increasing from 5 nm to 13 nm, $A$ increases from 2.11 to 52.67 attributed to charge accumulation which leads to serious recombination. And high efficiency can be obtained for the device with 5 nm-BCP layer accompanying a minimum $A$ (2.11) which denotes carrier recombination decreases to the minimum. Therefore, the variation of circuit

### Table 2 The fitted parameters according to the single-diode equivalent circuit model of the devices with varying BCP thicknesses

<table>
<thead>
<tr>
<th>BCP thickness (nm)</th>
<th>$R_S$ (ohm cm$^2$)</th>
<th>$R_{SH}$ (ohm cm$^2$)</th>
<th>$A$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1.72</td>
<td>1262</td>
<td>2.985</td>
</tr>
<tr>
<td>1</td>
<td>1.04</td>
<td>1665</td>
<td>2.87</td>
</tr>
<tr>
<td>3</td>
<td>1.02</td>
<td>3830</td>
<td>2.151</td>
</tr>
<tr>
<td>5</td>
<td>1.08</td>
<td>10 862</td>
<td>2.108</td>
</tr>
<tr>
<td>7</td>
<td>2.06</td>
<td>1866</td>
<td>2.433</td>
</tr>
<tr>
<td>10</td>
<td>2.35</td>
<td>417</td>
<td>23.875</td>
</tr>
<tr>
<td>13</td>
<td>8.04</td>
<td>161</td>
<td>52.672</td>
</tr>
</tbody>
</table>

Fig. 3 (a) The single-diode equivalent circuit model of the studied PSC, the dependences of the fitted parameters including (b) $R_S$, (c) $R_{SH}$, (d) $A$ on the BCP layer thickness.
parameters could be attributed to charge accumulation at the “PCBM/Ag” Schottky type contact or “PCBM/thick-BCP” interface. Note that, these involve two different mechanisms of charge accumulation, one is induced by band alignment mismatch, and the other is induced by low conductivity of interfacial layer.21

The impact of BCP layer thickness on interfacial charge transport and recombination could be illustrated as Fig. 4. The two different charge accumulation mechanisms have been highlighted. For the device with 0 nm-BCP layer, small charge accumulation would emerge at the interface between PCBM and Ag cathode due to the existence of Schottky barrier (though not high), resulting in a little inferior device performance, which is shown in Fig. 4(a). When the thickness of BCP layer equals to the optimal value of 5 nm, the BCP layer is thick enough to fully cover the PCBM surface, eliminating the direct contact between PCBM/Ag. And meanwhile, 5 nm is thin enough for photo-induced electrons to tunnel across fluently. Therefore, in this condition, almost no charge accumulation emerges at the PCBM/Ag interfaces, which implies good ohmic contact has been established in-between these layers. Accordingly, the optimal device performance is achieved at this BCP layer thickness, which can be seen in Fig. 4(b). However, when the BCP thickness further increases to 13 nm, serious charge accumulation would emerge at the interface between PCBM and BCP layer owing to tunneling paths become too long. The device performance degrades dramatically because of electron–hole recombination, which is shown in Fig. 4(c).

To further confirm the charge accumulation described in Fig. 4, C–V characteristics of the devices with 0 nm, 5 nm and 13 nm BCP layers have been measured under dark and illumination. The quantity of electric charge (Q) can be calculated with follow equation of \( Q = CV \). The peak in the C–V curve means the quantity of electric charge firstly increases and then decreases corresponding to a process of charge-discharge, indicating charge accumulation in the device. For the device with 5 nm-BCP layer, no peak capacitance could be found under illumination at bias below \( V_{OC} \), as shown in Fig. 5(b), which means there is no evident charge accumulation in the device. For the device with 0 nm-BCP layer, both under dark and illumination.

**Fig. 4** The energy diagram and charge transport mechanism of photovoltaic devices with varied BCP thicknesses, (a) device with 0 nm-BCP layer, (b) device with 5 nm-BCP layer, (c) device with 13 nm-BCP layer.

**Fig. 5** C–V characteristics of the photovoltaic devices with 0 nm-BCP layer (a), 5 nm-BCP layer (b), 13 nm-BCP layer (c) under dark and illumination (LED white light, 60 mW cm\(^{-2}\)). The frequency was set at 1 kHz.
illumination, a peak capacitance is clearly observed in the bias range between 0.9–1.1 V, as denoted in Fig. 5(a). Noting that just in the same bias range, the J–V curve of 0 nm-BCP based device became evidently inferior to the J–V curve of the optimal 5 nm-BCP based device. This phenomenon is consistent with the previous literature with the same PCBM/Ag Schottky contact. For the device with 13 nm-BCP layer, its C–V characteristic under dark has a gentle capacitance peak at the range of 0.4–0.8 V bias voltage because very few electron–hole pairs has been generated; however, under illumination condition, its capacitance (up to $10^3$ nF) increases to several times higher than the 5 nm-BCP reference in the wide bias range of 0–0.8 V (Fig. 5(c)) and a peak capacitance appears at about 0.6 V bias rather than in the range of 0.9–1.1 V bias. This difference implies though the 13 nm-BCP based device also has charge accumulation, but its mechanism is different from the 0 nm-BCP based device. In the wide bias range of 0–0.8 V under illumination, serious charge accumulation involved in the 13 nm-BCP based device, therefore, its corresponding J–V curve degraded largely in the same bias range. All the C–V results are consistent with the analysis illustrated in Fig. 4. Our results show that the C–V characteristic measurement is an effective method to detect the imperfection of photovoltaic device induced by charge accumulation.

In addition to enhanced efficiency, the incorporation of BCP layer into the device also affords improved stability. Fig. 6(a) shows the normalized PCEs of unencapsulated devices with 0 nm-BCP layer and 5 nm-BCP layer under continuous light soaking (LED white light, 60 mW cm$^{-2}$) in ambient air. It can be seen that the $T_{80}$ lifetime of 5 nm-BCP device ($T_{80}$ lifetime means the time when the PCE decreases to 80% of the initial value) reaches ~50 hours, nearly 8 times of that of 0 nm-BCP device (~6 hours). The improved stability may be partially ascribed to the elimination of interface charge accumulation; in addition, the inserted BCP layer as a permission barrier for the moisture may play a major role, which can be verified by the following experiments. Herein, three different samples, including FTO/perovskite (D1), FTO/perovskite/PCBM (D2) and FTO/perovskite/PCBM/BCP (D3), were fabricated and compared under their best interfacial condition. As showed in Fig. 6(b), when the three samples were dipped in water, the perovskite layer was corroded rapidly within ~2 seconds, and subsequently the PCBM covered perovskite was also damaged within ~6 seconds, while the BCP layer kept the perovskite underlayer nearly undamaged for 10 minutes. Thus, it is known that the BCP layer can supply additional encapsulation effect which is important to the device stability.

**Conclusions**

In conclusion, we have studied the effect of BCP buffer layer on high performance PSCs with the aid of single-diode model. This study indicated charge accumulation would emerge at the interface of “PCBM/Ag” or “PCBM/thick-BCP” when the devices were fabricated without BCP layer or too thick-BCP layer and remarkably degrade the device performance. While a critically thin BCP layer (5 nm) was inserted, a high PCE up to 17.9%, accompanying with improved $J_{SC}$ and FF, can be obtained through forming ohmic contact and eliminating charge accumulation between PCBM and Ag cathode. The charge accumulation effect is further confirmed by the C–V characteristics under dark and illumination. Meanwhile, the devices with thin-BCP layer achieved great high stability with a $T_{80}$ lifetime of 50 hours under unencapsulated condition. Our work demonstrates the mechanism of charge accumulation between PCBM and Ag cathode, gives insight into the optimization of buffer layer, and provides a new clue to detect the defection of device associated with charge accumulation.

**Conflict of interest**

There are no conflicts of interest to declare.

**Acknowledgements**

This work was financially supported by the National Natural Science Foundation (51672094, 51661135023), the Self-determined and Innovative Research Funds of HUST.
References


