Potential-induced degradation in photovoltaic modules: a critical review

Wei Luo, Yong Sheng Khoo, Peter Hacke, Volker Naumann, Dominik Lausch, Steven P. Harvey, Jai Prakash Singh, Jing Chai, Yan Wang, Armin G. Aberle and Seeram Ramakrishna

Potential-induced degradation (PID) has received considerable attention in recent years due to its detrimental impact on photovoltaic (PV) module performance under field conditions. Both crystalline silicon (c-Si) and thin-film PV modules are susceptible to PID. While extensive studies have already been conducted in this area, the understanding of the PID phenomena is still incomplete and it remains a major problem in the PV industry. Herein, a critical review of the available literature is given to serve as a one-stop source for understanding the current status of PID research. This paper also aims to provide an overview of future research paths to address PID-related issues. This paper consists of three parts. In the first part, the modelling of leakage current paths in the module package is discussed. The PID mechanisms in both c-Si and thin-film PV modules are also comprehensively reviewed. The second part summarizes various test methods to evaluate PV modules for PID. The last part focuses on studies related to PID in the omnipresent p-type c-Si PV modules. The dependence of temperature, humidity and voltage on the progression of PID is examined. Preventive measures against PID at the cell, module and system levels are illustrated. Moreover, PID recovery in standard p-type c-Si PV modules is also studied. Most of the findings from p-type c-Si PV modules are also applicable to other PV module technologies.

1. Introduction

Recognized as a cost-competitive and sustainable technology, photovoltaics (PV) provides a clean energy source that contributes to reducing global environmental problems, especially CO₂ emission. PV has been rapidly growing over the past decade, it recorded global installations of over 50 GW in 2015, reached a cumulative installed capacity of at least 228 GW by the end of 2015, and expanded more than 5 times since 2010.¹,² It is also projected that, by 2050, solar PV energy will reach a cumulative capacity of about 4.7 TW and achieve a 16% share in the global electricity mix.³ Continuous development from both academic and industrial researchers in order to improve the PV efficiency and reduce manufacturing cost has contributed significantly to PV’s success. In the wake of the rapid growth of the PV industry, the reliability of PV technologies has recently caught considerable attention from researchers, manufacturers, bankers, and investors. PV technologies, although have long been considered to be very reliable under field conditions with low degradation and failure rates,⁴⁻⁷ are still susceptible to several alarming...
failure mechanisms such as corrosion and delamination.\textsuperscript{8–11} Among these obvious reliability issues, potential-induced degradation (PID) in PV modules has gained importance in recent years,\textsuperscript{12–15} as it could potentially lead to catastrophic failure of the PV modules under outdoor conditions.\textsuperscript{16,17}

In grid-connected PV systems, solar panels are typically connected in series to build up the voltage output while the module frames are grounded for safety reasons. Depending on the type of inverter used in a PV system, a high electric potential difference between the solar cells and the module frame may be induced in modules at either end of a module string (Fig. 1). The electric potential difference causes leakage currents to flow from the module frame to the solar cells (or vice versa, depending on the module position in a module string), which results in PID. This problem will be more severe in the future, as the PV industry is trending towards increasing the maximum system voltage to 1500 V for overall cost reduction purpose.\textsuperscript{18}

It appears that PID was first reported by the Jet Propulsion Laboratory (JPL) in 1985 for both crystalline silicon (c-Si) modules and amorphous silicon (a-Si) thin-film modules.\textsuperscript{19,20} In the early 2000s, the potential risks of high system voltage stress were also investigated by National Research Energy Laboratory (NREL), Florida Solar Energy Center (FSEC) and BP solar on various types of PV modules.\textsuperscript{21–26} Later, it was observed in SunPower's rear-junction n-type c-Si PV modules at an outdoor test array in Germany (in 2005)\textsuperscript{27} and in Evergreen's standard modules with string ribbon cast silicon wafers (in 2008).\textsuperscript{28,29} More recently, PID has received considerable attention. Since 2010, PV research

---

**Wei Luo** obtained his bachelor degree in mechanical engineering from National University of Singapore, Singapore in 2015. He is currently working toward his PhD degree with Solar Research Institute of Singapore, National University of Singapore, Singapore. His current research interests include characterization and reliability of photovoltaic modules. A particular focus of his work is on investigation of potential-induced degradation in photovoltaic modules.

**Yong Sheng Khoo** is the head of the PV Module Development group at the Solar Energy Research Institute of Singapore (SERIS). Working on PV since 2010, his research work covered important areas of PV such as investigating outdoor performance of different module technologies, modelling of optimal PV module orientation and the tilt angle for maximizing energy collection, development of novel optical characterisation techniques for PV modules, and optimising the performance of PV modules for tropical conditions. His current work focuses on the study of module potential induced degradation (PID), advanced module characterization, and novel module design and fabrication processes.

**Peter Hacke** received his PhD from North Carolina State University and is a senior scientist at the National Renewable Energy Laboratory, Colorado, USA. He performs research and consulting for durability testing, validation and failure analysis of PV modules, inspections for the root cause of module failures in the field, and accelerated lifetime testing, including potential-induced degradation, power loss, corrosion, bypass diodes, module electronics, and delamination. His research interests include modeling of degradation processes of PV modules and developing new methods for analysis of PV degradation data.

**Volker Naumann** obtained his degree in physics in 2009 on Electric properties and microstructure of local contacts on silicon solar cells. Since 2010 he has been with Fraunhofer Center for Silicon Photovoltaics CSP, Halle (Germany), working on electrical and surface analytical characterization of photovoltaic materials. In 2014 he finished his PhD at Martin-Luther-University Halle-Wittenberg. His work area comprises electrical characterization, microstructural diagnostics and elemental analyses at silicon and thin films for photovoltaic applications. A particular focus of his work is on assessment and physical understanding of potential-induced degradation of silicon solar cells.
2. Modelling of Leakage current pathways in PV modules

In a typical PV system, a high electric potential difference often exists between the active circuit and the frame of modules at either end of a module string (Fig. 1). This will induce leakage currents from the module frame to the solar cells along several different pathways (Fig. 2), which are depicted as follows:

1. along the surface of the front glass, and through the bulk of front glass and the encapsulant;
2. through the bulk of front glass (laterally) and through the bulk of the encapsulant;
3. along the interface between the front glass and the encapsulant, and through the bulk of the encapsulant;
4. through the module frame (as a floating potential), and through the frame connections.
5. through the glass sheet, encapsulant, and through the bulk of the encapsulant.

In summary, PID involves a significant number of potential pathways, which can result in different extents of power degradation depending on the environmental stress (temperature, humidity, condensation, etc.), grounding conditions of the glass surface (wet or dry), and exposure to light. Moreover, the deposition of soil on the top of the module surface in the natural environment influences the PID susceptibility of the module as well. The complexity of the PID, as well as the incomplete understanding of PID, have hindered the scientific progress towards developing completely PID-free PV technologies. Therefore, it will be beneficial to have a comprehensive overview of what has been done in the past, and what needs to be achieved in the future to address PID.

In this paper, a critical literature review of PID in PV modules is presented to illustrate the current research status and potential research paths to address PID-related issues. It is intended that this paper systematically organizes the previous knowledge across the reported literature in an accessible manner, thereby facilitating new developments in PID-related research.
(4) through the bulk of the encapsulant;
(5) along the interface between the encapsulant and the backsheet, and through the bulk of the encapsulant;
(6) along the surface of the backsheet, and through the bulk of the backsheet and encapsulant.

The direction of leakage currents shown in Fig. 2 (conventional current direction) is reversed, when the active solar cells are positively biased relative to the module frame. Amongst the above-mentioned leakage paths, the path 1 is often the most detrimental under outdoor operating conditions, as the surface conductivity of the front glass increases significantly under rain and high humidity conditions.54-56 The leakage pathway 6, which passes through the bulk of the backsheet, is often neglected for two reasons: (1) the excellent electrical resistance of the polymer backsheet,12,13,44 and (2) frequent full-metal coverage provided by the aluminum (Al) back surface fields over the semiconductor layer on the rear side of conventional c-Si solar cells. The relative importance of different leakage current pathways is dependent on a number of factors, such as humidity, dew condensation and encapsulation materials.13,23,48,50 Details of this will be discussed in Section 5.2.

In thin-film modules, a thin layer of transparent conductive oxide (TCO) is located between the front glass and the cell surface (Fig. 3).52 Furthermore, a glass sheet is often used as the back cover of thin-film modules.53 Despite the differences in the module structure, thin-film modules generally have the similar leakage current pathways to those of conventional c-Si PV modules, except that an additional path laterally through the glass exists at the back of the module.22,26,54-58 Moreover, the leakage current path 7 is not negligible as in the case of conventional p-type PV modules.56-58 The leakage current paths 1 and 7 can both lead to PID, but their PID sensitivities are different. For example, the leakage current through the back glass in a copper indium gallium selenide (CIGS) module was measured to be over one magnitude lower than the current through the front glass. However, the power loss associated with the leakage current through the back glass needs much less transferred charge, by a factor of up to 20 in one reported case.59 Frameless thin-film modules often have excellent edge seals and are held by clamps. Therefore, the leakage currents occurring at the edge may be reduced.

3. PID mechanisms in PV modules

The root causes of PID are different for different types of module technologies. Different PID modes may also occur when the same type of PV modules is stressed under different conditions. The understanding of PID is well established on a macroscopic level, but it is yet not fully understood on a microscopic level. Nevertheless, a number of theories have been proposed in the literature to explain the root causes of PID frequently observed in PV modules. These physical models provide useful insights into most of the PID effects; hence the prevalent PID mechanisms for both c-Si based and thin-film PV modules are summarized in this section, with an emphasis on the most common types (e.g. PID-s).

3.1. c-Si based technologies

3.1.1. PID-s in standard p-type c-Si technologies. PID-shunting (PID-s) is the most common type of PID in conventional p-type c-Si PV modules. Extensive studies have shown that PID of standard p-type c-Si PV modules is closely associated with a reduction of the shunt resistance ($R_{sh}$)12,13,43,45,49,59-62 and an increase of the dark saturation current due to recombination in the space-charge region ($I_{0d}$) and the ideality factor ($n_d$) of the second diode term (associated with recombination observed as non-linear shunting).36,62,63 Na is suspected to play a prominent role in the evolution of PID-s.15,32 Under the negatively-biased conditions, sodium ions (Na$^+$) drift through the SiN AR coating towards the interface between the Si and the AR coating and penetrate into crystal defects crossing the n$^-$–p junction. This results in significant shunting (both ohmic and non-linear) of the cells and degrades their efficiency.12-34,64-66 At low irradiance levels, efficiency loss due to PID-s is more severe, compared to that of the standard testing conditions (STCs), because carrier losses to the shunting paths become dominant with the reduction in photocurrent.

The relation between PID-s and Na is based on the experimental findings using Time-of-Flight Secondary Ion Mass Spectrometry (ToF-SIMS), Scanning Electron Microscopy (SEM) with Electron Beam Induced Current measurements (EBIC) and Dark Lock-in Thermography (DLIT), which demonstrated that the shunted regions of the PID-affected solar cells correlate strongly with the
locations of accumulation of Na at the interface between the AR dielectric film and Si, as shown in Fig. 4. The overlay in the EBIC image shows the Na distribution at the SiN/Si interface acquired by ToF-SIMS. The location of the SiN/Si interface is contrasted based on the intensity profile of SiN. As can be seen from Fig. 4, the regions showing strong Na signals coincide with the shunted locations (dark spots), which implies the important role of Na migration in the evolution of PID-s.

The origin of the Na contamination is fairly clear. In most publications, it has been proposed that the Na contamination originates from the soda-lime glass sheet. Soda-lime glass contains 13% to 14% Na2O and its bulk resistivity, in the range of 10^10 to 10^11 Ω cm at 25 °C, is facilitated by Na ion migration. According to Naumann et al., another possible source could be the Na contamination at the surface of the solar cells (i.e. the surface of the SiN layer). Their study was carried out at a cell level with a corona discharge assembly, but PID-s was still seen in the solar cells. Nevertheless, Na in the soda-lime glass at least shares in the evolution of PID-s at a module level as the prevalent charge carriers contributing to leakage currents that are necessary for any evolution of PID-s.

Theoretical models have also been developed to examine the root cause of the PID-s in the conventional p-type c-Si PV modules. The first physical model hypothesized that the accumulation of positive charges in the AR coating eventually inverts the n+ emitter into a p+ conducting region, and thus creates a shunting path across the p-n junction. This inversion model was further discussed in several publications. However, the inversion model was invalidated soon after its publication, as a different shunting structure was identified from the experiments conducted by the same group of researchers. They investigated the PID-shunts with Scanning Transmission Electron Microscopy (STEM) in combination with Energy Dispersive X-ray (EDX) analysis and observed that the stacking faults in Si were contaminated by Na. As PID-s progresses, Na drift towards the SiN/Si interface due to the presence of a strong electric field across the SiN layer and accumulate in the ultrathin SiO layer interlayer. As a consequence, Na is able to contaminate the stacking faults. Once Na enters the stacking faults from the SiO layer, they are neutralized by free electrons in the n+ emitter and thus allow more Na to follow. This model is further validated by examination of the PID-s defects after the thermal recovery, where the Na decoration is not present in the stacking fault anymore. Details of this will be given in Section 7. Moreover, the computational results, published by Ziebarth et al., demonstrated that it is energetically favorable for Na to diffuse into the stacking faults in Si.

It is further proposed that the Na decoration of the stacking faults creates a band of defect states within the original band gap. This again agrees with the electronic structure reported by Ziebarth et al. who performed atomic modelling of the Na decorated stacking faults of silicon and revealed that the presence of Na in the stacking faults gives rise to partially occupied defect levels with the Si band gap. If the local defect level concentration in the PID-affected area is sufficiently high, shunting paths are assumed to be formed across the p-n junction due to hopping conduction, marked as process 1 (black) in Fig. 6b. However, when the defect level concentration is relatively low at the initial stage of PID-s, these defect
levels offer additional centers for Shockley–Read–Hall (SRH) recombination in the depletion region, marked as process 2 (gray) in Fig. 6B. The thermally-activated process 2 leads to an increased $J_{o2}$ and ideality factor $n_2$ significantly greater than 2. The bulk region remains unaffected since the length of the stacking faults is in the order of a few micrometers.

The relationship between the locations of the PID-shunts and stacking faults was also observed at NREL. Fig. 7 shows the progression of identification of the stacking fault from the PID hot spot, as identified by DLIT. Fig. 7A shows the DLIT-identified hot spot and the laser marks that locate the defect region. Fig. 7B shows a low-magnification electron beam induced current (EBIC) image of this area, and Fig. 7C is a higher-magnification EBIC image showing three defects. The squares in Fig. 7C show where the Focused Ion Beam TEM (FIB TEM) sample lift-outs were made of these defects. Fig. 7D shows a low-magnification bright-field TEM image of the FIB lamella identifying the location of a subsurface defect in the lamella, and Fig. 7E and F are higher-resolution TEM images of the subsurface defect (that is present around the junction depth), which is identified as a stacking fault.

The link to Na is further supported by the ToF-SIMS tomography data for a DLIT-identified shunted area, presented in Fig. 8(A–C). A relatively high concentration of Na at the surface was observed but the highest Na concentration was not present right at the surface but appears some distance away from the surface. It is presumed that this subsurface Na is related to the shunt identified via DLIT. This subsurface Na is first detected in the transition region between the SiNx layer and silicon and into the junction, which is usually located about 0.3 μm into silicon.

The formation of stacking faults causing PID-s is also investigated in several publications. It is reported in a number of studies that stacking faults can nucleate and grow during phosphorus predeposition. The phosphorus doping process is conducted in an oxidizing environment, and it is well known that thermal oxidation of Si leads to the formation of extrinsic type stacking faults in Si. However, Naumann et al. detected that the Na-decorated stacking fault had a width of 0.57 nm, whereas it is reported in the literature that the width of an intrinsic and extrinsic stacking fault is 0.32 nm and 0.63 nm, respectively. The Na-decorated stacking fault could neither be assigned as intrinsic nor extrinsic type. They speculated that the stacking faults had already existed in Si prior to PID-s (intrinsic type) and were widened as PID-s progresses. However, this model might not be completely true, as their recent study showed that no stacking fault existed in a cell sample prior to PID stress. It was also revealed that there is strong correlation between the position of the PID shunts and structural defects such as slight scratches on the Si surface through SEM/EBIC and the optical microscopy characterization technique. Moreover, iterative EBIC investigations of individual PID shunts at different levels of PID-s demonstrated a growth of the stacking faults in the course of the PID stress. Therefore, based on the experimental observations, Naumann et al. hypothesized that crystal defects such as dislocations act as defect nuclei and stacking faults are formed/grown through penetration of Na.

The stacking faults will continue to evolve under the influence of PID stress.

### 3.1.2. Surface polarization effect in n-type c-Si based technologies

The surface polarization effect was first observed in SunPower’s c-Si PV modules, which were fabricated with n-type high-efficiency back-contact c-Si cells with silicon dioxide (SiO2) for surface passivation. According to Swanson et al., when an n-type c-Si back-contact cell is subjected to a high positive potential, current leaks from the cell through the ethylene vinyl acetate (EVA) and glass to the grounded frame, which results in negative charges accumulating on the surface of the AR coating.

The negative charges are trapped within the silicon nitride (SiNx) AR coating due to the high resistivity of the SiO2 and/or SiNx film. Therefore, instead of being collected by the cell’s p-n junction, positively-charged light-generated holes in the front region of the cell are more attracted to the front surface of the cell by the negative charges in the AR coating, where they recombine with electrons. This results in an increased surface recombination and thus a reduced current and voltage. In addition to the observed current and voltage drop, resulting mismatch between the cells in the module causes significant fill factor loss and leads to significant PV efficiency loss. They also observed a similar effect in high-efficiency n-type c-Si based PV modules.
PERT cells with boron doped top junctions when they were negatively biased relative to the ground.\textsuperscript{27} The cause of degradation was suspected to be increased surface recombination due to the accumulation of positive charges in the passivation of nitride and/or oxide.\textsuperscript{27}

Different n-type c-Si based technologies (e.g. n-type inter-digitated back contact solar cells with a front floating emitter) have also been subjected to PID tests in the past few years.\textsuperscript{84–87} Most of the observations can also be well explained by the surface polarization theory. However, it has to be noted that the surface polarization model is not able to explain all the PID effects occurring in n-type c-Si based modules. There are other PID modes, which may exist in addition to the surface polarization effect. For example, it was found that n-type mono c-Si PV modules with a rear side emitter degraded modestly when they were subjected to negative biasing.\textsuperscript{86} The modules exhibited an
EQE loss in the 400 to 600 nm wavelength range, and a drop in \( V_{oc} \) and FF. The results indicate that the \( V_{oc} \) loss is attributed to an increased surface recombination of minority carriers, including at the edge surfaces of the small samples that were used. The results are opposite to the polarization model,\(^{27}\) where positive ions should be accumulating at the AR coating and the minority carriers are instead repelled away from the front region of the cells. A possible cause for the degradation could be Na introduction into Si under negative biasing.\(^{86,87}\) It is suspected that Na contamination causes additional SRH recombination centers and therefore increased surface recombination.\(^{86,87}\) However, there is no clear evidence yet to verify this assumption.

### 3.2. Thin-film technologies

Amorphous silicon (a-Si), copper indium gallium selenide (CIGS) and cadmium telluride (CdTe) thin-film modules have all been reported in the literature to be suffering from PID, when the solar cells are negatively biased.\(^{20,23,39,40,56,58,86,89}\) PID in thin-film modules is principally attributed to Na ion migration.\(^{21,22,41,88,90,91}\) Generally, two different scenarios can occur, depending on if there is moisture ingress. In the absence of the moisture ingress, most probably in dry environments or in humid environments but moisture has yet to penetrate into the modules, Na\(^+\) is reduced to elemental Na. This is both seen in tin oxide (Sn\(_2\)O\(_3\)) and zinc oxide (ZnO) TCO films as darkening effects.\(^{80}\) The accumulation of Na also affects the electrical performance greatly, but this has been observed to be reversible with reversed bias.\(^{41,88}\) In general, excessive impurities in semiconductor junctions cause recombination.\(^{80}\) Yamaguchi\ et al.\ observed more than 40% and 50% reduction in open circuit voltage (\( V_{oc} \)) and the fill factor (FF), respectively, in CIGS modules with a ZnO TCO layer after PID testing, while the short-circuit current (\( I_{sc} \)), shunt resistance (\( R_{sh} \)) and series resistance (\( R_s \)) changed slightly.\(^{88}\) Moreover, the diode ideality factor \( n \) (one-diode model) was found to increase from 1.4 to approximately 9.\(^{88}\) Therefore, it was concluded from their study that the PID of CIGS modules is mainly attributed to an enhanced recombination.\(^{88}\)

However, the accumulation of Na in thin-film modules could also result in other forms of PID. Experiments conducted by Fjällström\ et al.\ showed that \( V_{oc}, I_{sc} \) and FF of a CIGS sample all suffered degradation.\(^{41}\) The different observations, reported by Yamaguchi\ et al.\ and Fjällström\ et al.\, may be caused by their difference in experimental setups, which led to different locations of Na accumulation. Yamaguchi\ et al.\ pumped the Na from the light facing glass side and detected that the Na signal intensity in the ZnO layer of the degraded sample is higher than that of the unaffected sample.\(^{88}\) However, according to Fjällström\ et al.\ Na was introduced from the back side, and an increased Na concentration was observed in the cadmium sulfide (CdS) layer and in the upper region of the CIGS layer.\(^{41}\) Hacke\ et al.\ also reported that a shunting mechanism and an increase in series resistance were observed in the CdTe modules.\(^{92}\) The root causes of these different PID mechanisms in thin-film modules are yet to be examined.

![Fig. 9](image-url) Optical microscopy of etch marks after delineation of PID-shunts by defect etching. The sample preparation is elaborated in detail in ref. 87. The short black lines (marked by red arrows) are etch grooves. The long greyish lines, accompanied by ring-like marks, are slight scratches on the solar cell surface. The inset shows the EBIC image of the same PID-shunts, which is scaled down from the optical microscopy image. Reprint from ref. 83. Copyright 2016, Elsevier.

![Fig. 10](image-url) A schematic diagram illustrating the surface polarization effect in SunPower’s n-type high-efficiency back-contact c-Si cells. EVA is used as the encapsulant foil. ‘\( i \)’ represents the leakage current from cell through glass to frame and earth ground. Adapted from ref. 27.
On the other hand, when moisture penetrates into the modules, typically experienced in humid environments, a different PID mechanism may be observed. Moisture ingress is also dependent on the quality of module packaging other than environmental conditions (e.g. temperature and humidity). A high quality module packaging can prevent moisture entering the module even under damp conditions. Nevertheless, a combination of Na⁺ reduction and moisture ingress will result in non-reversible electrochemical corrosion of the SnO₂ based TCO film (e.g. bar graphing, as shown in Fig. 11). The chemical reaction occurs via three separate steps, as follows:

\[
\text{Na reduction reaction:} \quad \text{Na}^+ + e^- \leftrightarrow \text{Na} \\
\text{Formation of the elemental hydrogen:} \quad \text{H}_2\text{O} + \text{Na} \rightarrow \text{NaOH} + \text{H} \\
\text{Oxidation-reduction reaction:} \quad 4\text{H} + \text{SnO}_2 \rightarrow \text{Sn} + 2\text{H}_2\text{O}
\]

As a result, the adhesion of the TCO is therefore disrupted. Not only Na is a reactant in the electrochemical reactions, the accumulation of Na also raises the mechanical stress at the interface. Once the mechanical stress is sufficient, the TCO film will start to crack and may delaminate eventually. A different mechanism is also possible in fluorinated TCO compounds such as SnO₂:F, as fluorine can react with moisture to form hydrofluoric acid at the interface. This can also result in the breaking of the tin–oxygen bonds. Compared to the SnO₂ based TCO film, ZnO is largely immune to the chemical attack by atomic hydrogen. Therefore, the delamination effects were not observed in thin-film modules with a ZnO TCO based layer.

4. Test methods for PID susceptibility

Solar panels, regarded as the most reliable component of PV systems, are usually tested indoor under tough conditions to ensure 20 to 25 years of lifetime under field conditions. Different indoor test methods were developed over the years to investigate the PID-susceptibility of PV modules, by using combinations of different stressing variables. The severity of the damage induced to the modules depends on the test methods. Even nominally identical modules undergoing the same PID test method may exhibit different power losses. Moreover, the understanding of the correlation between indoor and outdoor PID testing is still relatively poor. Therefore, it is essential to understand the different PID test methods for the development of a PID qualification test to evaluate the PID stability of a PV module. Herein, a brief summary of laboratory PID test methods is first given. Then, their application, advantages and disadvantages are also illustrated. Test methods at the cell level are also discussed, as they serve as a low-cost option for PID testing of solar cells and encapsulating materials. Furthermore, they are important for investigations on the root causes of PID.

4.1. PID testing at the module level

4.1.1. Climate chamber PID testing. The most common method for PID testing is to bias PV modules with a high voltage in a high humidity and temperature environment. This is achieved by placing modules in a climate chamber with a controlled humidity and temperature. A typical setup is shown in Fig. 12. The two leads of the module are shortened and connected to the negative terminal of the high-voltage power source. The module frame is grounded and connected to the positive terminal of the high-voltage power source. The leakage current can also be monitored using an additional apparatus. Moreover, the module performance can be determined in situ at the stress

![Fig. 12 Schematic diagram of the PID test setup in a climate chamber. The two leads of the PV module are shortened and connected to the negative terminal of a high-voltage power source. The module frame is grounded.](chart)
temperature i.e. without removing it from the chamber for flashing. This is achieved through in situ dark current–voltage characterization based on superposition,\textsuperscript{101} as developed by Spataru et al.\textsuperscript{102}

The primary test procedure in IEC 62804-1 is based on the same methodology, which stresses the sample modules in a climate chamber for 96 hours at a minimum temperature of 60 °C and 85% relative humidity (RH) and with an applied voltage equal to the module’s maximum rated system voltage.\textsuperscript{99} These are test methods designed to ensure repeatability from laboratory to laboratory and not pass/fail criteria. Other combinations of temperature, humidity and voltage may also be chosen to investigate PID effects (e.g. 85 °C/85% RH and –1000 V is also described in IEC 62804-1).\textsuperscript{99} The selection of the stress variables is dependent on the purpose of the work.

When conducting a chamber PID test, the chamber humidity and temperature have to be controlled carefully to guarantee the repeatability since both have a huge impact on the PID effects. Koentopp et al. tested two PID-prone modules in a chamber with stable humidity control, and two additional samples in a chamber with high humidity fluctuations.\textsuperscript{15} Their experiments revealed that additional stress was induced in the modules due to a high humidity fluctuation.\textsuperscript{45} This is likely due to humidity accumulation or condensation on front glass of the module.\textsuperscript{15} Moreover, the ramping process needs to be optimized to avoid condensation. Upon increasing the temperature in the chamber, there is always a lag between the module temperature and the chamber temperature. A large temperature gradient can be caused between the module and the chamber ambient if the ramping is too fast. This may lead to condensation on front glass of the module and compromise the validity of the test. Ramp rates for both temperature and humidity have to be optimized to avoid condensation and also minimize the ramping time. It is required in IEC 62804-1 that the module temperature has to be stabilized first before adjusting the humidity to the stress level and further stabilization of humidity is performed before application of voltage bias.\textsuperscript{99}

4.1.2. PID testing with a conductive layer on top of front glass of the module. The difference between this method and the chamber PID test is that a conductive layer is placed on top of the sample module.\textsuperscript{32} The conductive layer could be an Al or Cu foil, water or carbon paste. This methodology has also been included into IEC 62804-1 as an alternative to the chamber PID test, but only Al or Cu foil is used for IEC 62804-1.\textsuperscript{99} In most cases, Al foil is used to cover the front surface of the sample module. Therefore, it is referred to as the Al foil PID test hereafter. The Al foil provides a conductive path on the glass surface, which is equivalent to the high humidity conditions. In this setup, an accurate temperature control is needed, but the requirement for the humidity control is reduced due to the presence of the Al foil. Furthermore, to ensure a uniform contact between the Al foil and the glass surface, pressure should be applied, such as using a rubber mat on top of the Al foil.\textsuperscript{46}

The Al foil PID test presents a few advantages over the chamber PID test, such as lower requirements for the humidity control and larger degradation rates for the same stress temperature. However, chamber PID tests include factors of the natural environment (e.g. humidity and elevated temperature) unlike Al foil PID tests, and can differentiate PID solutions (e.g. well electrically isolated module mounts).\textsuperscript{16,46,103} Therefore, chamber PID tests are generally more field relevant than Al foil PID tests. An exceptional case might be the chamber PID tests at high temperature and high humidity (e.g. 85 °C/85% RH), which, if performed for extended duration, drives in higher humidity into modules with polymeric backsheets than experienced in fields and may lead to additional PID mechanisms, e.g. thinning of SiNx layers,\textsuperscript{15,36,104} that has also been observed in the field.\textsuperscript{105} Based on the electroluminescence (EL) images of PID-stressed modules in the field, PID effects frequently start from the frame,\textsuperscript{16,103,106} which is consistent with the results observed after the chamber PID test (Fig. 13A).\textsuperscript{16,66,103,107} The same degradation pattern is not often observed after the Al foil PID test, as the PID-affected cells (dark squares) are randomly distributed (Fig. 13B).\textsuperscript{16,66,103,107}

However, there are also occasional findings in the fields with a degradation pattern resembling to the one after the Al foil PID test.\textsuperscript{16,17} A possible reason is ‘conductive’ soiling or electrical behavior of AR coatings on the glass surface, which could increase the surface conductivity of the glass pane (grounded surface).\textsuperscript{17,108} Another possible explanation for the occasional findings could be that the encapsulation material has a high resistivity.\textsuperscript{108} Based on the finite element analysis, Pingel et al. concluded that the local electrical potential distribution across the module surface depends on the bulk resistivity of the encapsulation material.\textsuperscript{108} The variation of the potential across the module surface increases as the bulk resistivity of the encapsulation material decreases. If the encapsulation material has a large bulk resistivity, the potential across the module surface is evenly distributed, resembling the effects of conduction on the surface (as with a water film or Al foil) but with a much higher resistance to PID. The similar effect due to a highly resistant encapsulant can also be observed when a high

Fig. 13  EL images of c-Si PV modules after a chamber PID test under high humidity and temperature conditions (A) and after a PID test with an Al foil (B). The dark squares are the cells which are shunted due to PID. Prior to PID testing, both modules were in good condition with no shunted cells.
resistivity glass is used. Therefore, not only the cells close to the module frame will be affected by PID under these scenarios.

4.2. PID testing at the cell level

4.2.1. PID testing with a corona discharge assembly. PID testing at the solar cell level is also important, as it offers an opportunity for researchers to investigate the root cause. If the cell is encapsulated, it is extremely difficult to isolate the damaged cell for microscopic investigations after PID testing. Furthermore, no costly manufacturing of modules is necessary, as bare solar cell can be directly tested. The corona discharge technique is an effective way to induce PID directly to sample solar cells. A simplified schematic diagram of the test setup is shown in Fig. 14. Positive ions are generated by the tip of a thin wire due to a high applied potential and are deposited onto the front surface of the test sample. An electrical field is then induced across the sample cell by these positive charges, but the nature of the deposited charges is considered different and not representative of the transport of Na ions in modules in the field. Na causing the PID in this method is believed to pre-exist on the cell surface, and be variable. It has also been suggested that the ions in the corona discharge may damage and change the behavior of the SiN film over time, making the method less useful. Furthermore, this method ignores the strong influence of the encapsulation material and the glass sheet on the electric field distribution.

4.2.2. PID testing with module-like layer stacks. Testing the PID susceptibility at the cell level with a corona discharge assembly indeed provides a number of advantages, but their drawbacks are obvious. To compensate some of its disadvantages, a PID test methodology imitating a laminated module has been developed, which considers the influences of the packaging materials. Fig. 15 shows a PID test method for c-Si based technologies recently developed by Fraunhofer CSP to simulate the module-like structure. The solar cell is placed on a temperature-controlled Al chuck to achieve a uniform temperature distribution. On the front side, a layer of encapsulant foil and a sheet of glass are placed on top of the solar cell. The potential difference across the stacked layers is achieved by supplying a high voltage between the metal block and the Al chuck. This setup allows PID testing of samples without lamination, and the PID-affected solar cells can be subsequently isolated from the encapsulation material and the glass sheet without contamination for the investigation of the root cause of PID. Moreover, the shunt resistance of the solar cell can be monitored in situ by application of a small reverse bias between its front and back contacts. This allows semi-continuous monitoring of the progression of PID in the sample cell.

5. Kinetics of PID in standard c-Si PV modules

The progression of PID in p-type c-Si PV modules is related to leakage current or accumulated charges flowing through the module package. Although these two parameters may not be a consistent indicator for comparing PID progression in different modules (e.g., different encapsulation materials, AR coatings, cell metallization, leakage current transfer paths), they provide valuable information on PID rates when the same type of modules is being tested. The effects of humidity and temperature on leakage currents have been studied extensively in order to monitor progression of PID under field conditions, including thin-film PV modules. The relationship between the climate conditions and the leakage current has contributed significantly to the acceleration modelling of PID progression in standard p-type c-Si PV modules. Furthermore, the correlation between applied voltage and power loss was examined in a number of studies as well, offering more insights into PID effects. In this section, the dependence of PID on applied voltage, humidity and temperature is discussed in detail. Two acceleration models of PID proposed in the literature are also illustrated. Furthermore, the correlation between the leakage current and PID, and the correlation between shunting and PID are examined.

5.1. Temperature dependence

The magnitude of leakage current follows an Arrhenius-type relationship with temperature, when the humidity is at a fixed level. The progression of PID in p-type c-Si PV modules is predominantly due to the drift and diffusion of alkali metal ions (predominately Na). These processes are temperature activated and hence show an Arrhenius-type relation. This has been verified in various
publications by plotting the leakage current on a logarithmic y-axis versus the reciprocal of the absolute module temperature, revealing an exponential relationship (Fig. 16).\textsuperscript{15,23,44,51,115,116} It has to be noted that the relationship only holds for fixed humidity levels, as the activation energy generally increases with humidity.\textsuperscript{23,44,115} It also differs for different types of PV modules. Therefore, it is difficult to specify an activation energy for standard c-Si PV modules. Nevertheless, as a general guideline, it lies in the range of 0.7 to 0.9 eV for standard p-type c-Si PV modules at high relative humidity levels.\textsuperscript{23,23,44,51,115,116}

5.2. Humidity dependence

Apart from temperature, humidity is another environmental factor which influences the progression of PID in several ways. Firstly, humidity affects the dominant leakage current paths in the module. Under dry conditions, the surface conductivity of the front cover glass is low, and thus leakage currents mainly occur at the module edges.\textsuperscript{23,44,50,116} The leakage current is dominated by the surface and bulk glass conductivities and possibly the encapsulant/glass interface conductivity in this scenario. In contrast, under high humidity or wet conditions (e.g. rain or dew formation), a relatively highly electrically conductive film is formed on the front glass which is generally not the case at low humidity,\textsuperscript{44,117} and thus ionic current normal to the front glass becomes the predominant rate-determining leakage path.\textsuperscript{23,44,50,116} This is supported by the leakage current data, collected from framed c-Si modules in the field.\textsuperscript{23} It was concluded that, at high relative humidity, the activation energies of the leakage current were around 0.9 eV, which correlates well with the conduction in soda-lime glass.\textsuperscript{23} It is anticipated that the resistance of the encapsulant will also contribute to such measured activation energies. Conversely, at low relative humidity, the activation energies were calculated in the range of 0.4–0.6 eV; hence it was deduced that the leakage current concentrates at the module edges.\textsuperscript{23}

Secondly, leakage current increases with an increasing humidity level.\textsuperscript{19,23,51} The magnitude of the leakage current at a high relative humidity is several orders larger than that at a low relative humidity for a given temperature, as reported in Fig. 17.\textsuperscript{19,115} Hoffmann \textit{et al.} also observed that the leakage current in rainy days increased by two orders of magnitudes, compared to those measured in sunny days.\textsuperscript{51} Furthermore, it has frequently been observed that the leakage current often spikes during early morning due to dew condensation.\textsuperscript{32,44,51} After sunrise, the module temperature increases due to the solar radiation and becomes higher than the ambient temperature. This decreases the humidity in the microclimate of the module.\textsuperscript{51} The temperature usually increases the leakage current, but in this case, it will lead to a smaller total leakage current because the surface conductivity is reduced—the current paths become concentrated at the module edges.\textsuperscript{51,115}

Finally, humidity also influences the PID in the long term as moisture might penetrate into the module after long periods of exposure.\textsuperscript{118} It can reduce the bulk resistivity of the encapsulation materials, further contributing to PID progression.\textsuperscript{66} In general, the PID risk is elevated as humidity increases. On the other hand, PID has been shown to occur in hot dry climates at the module edges.\textsuperscript{108}

5.3. Voltage dependence

PID effects depend both on the polarity and magnitude of the applied voltage. For standard p-type c-Si PV modules, negatively-biased solar cells can be susceptible to PID-s whereas those biased positively may be affected by different mechanisms.\textsuperscript{12,13,43} Under the negative biasing condition, alkali ions (predominantly Na\textsuperscript{+}) drift through the AR coating to the interface of the Si crystal, causing a PV efficiency loss as discussed in Section 3.1.1. However, for positively-biased solar cells, those positive ions drift away from the cells. Xiong \textit{et al.} stressed various types of commercial PV modules (both c-Si and thin-films) for 650 hours in a damp-heat chamber (85°C, 85% RH), whereby a DC voltage of ±1000 V was applied between the solar cell circuit and the module frame.\textsuperscript{39,40}
In their model, it is proposed that PV modules will eventually stop degrading and reach their maximum power loss. The model further assumes that the maximum power loss is only related to the applied voltage. The larger the applied voltage, the greater the power degradation of the PV module will be. The exact relationship between the applied voltage and maximum power loss is stated in eqn (1) and (2). Temperature and humidity only affect the rate of degradation, as reflected in eqn (2)–(4). The acceleration model includes six unknown parameters, which are determined empirically by fitting the experimental data with their model. They also developed a regeneration model for PID recovery, but the details are not discussed in this paper.

\[
P_{\text{mod}}(U,T,H,t) = P_{\text{ini}}[1 - p(t)]
\]

\[
p(t) = p \frac{1 - e^{-t/\tau_1}}{1 + e^{-(t-\tau_2)/\tau_3}}
\]

\[
a(H) = \frac{H_0}{H}
\]

\[
t_0(T,H) = ab^t_0; \quad \tau_1(t) = b^2\tau_1; \quad \tau_2 = \tau_2
\]

As can be seen from Fig. 18, for the standard c-Si PV modules (which are using p-type wafers), positive bias had little effect, whereas negative bias caused severe power degradation. The opposite is true for the back-contact module, which uses n-type wafers as discussed in Section 3.1.0. The CdTe and CIGS modules exhibited 0% efficiency after negative bias.

5.4. Acceleration modelling

As discussed previously, PID effects in standard c-Si PV modules are heavily dependent on the applied voltage, humidity, and temperature. Based on these findings, a few acceleration models are proposed in the literature to predict the PID progression with time. Herein two acceleration models are presented. Hattendorf et al. tested 4 different types of standard p-type 60 cell c-Si PV modules with 12 different combinations of the stress variables: voltage, temperature, and humidity. A full-surface electrode (Al) was used for grounding in their test setup. By mapping the experimental data, a mathematical model was proposed (see eqn 1–4). Based on their accordant tests, the model produces reasonable accuracy to predict the module power \(P\). In this model, it is proposed that PV modules will eventually stop degrading and reach their maximum power loss. The model further assumes that the maximum power loss is only related to the applied voltage. The larger the applied voltage, the greater the power degradation of the PV module will be. The exact relationship between the applied voltage and maximum power loss is stated in eqn (1) and (2). Temperature and humidity only affect the rate of degradation, as reflected in eqn (2)–(4). The acceleration model includes six unknown parameters, which are determined empirically by fitting the experimental data with their model. They also developed a regeneration model for PID recovery, but the details are not discussed in this paper. The acceleration model is proposed to follow a linear relationship with the time to power of 2 (i.e., \(t^2\)), based on their experimental data (Fig. 19). They also observed that higher temperature did not increase the maximum extent of PID, whereas higher humidity did. However, based on their results, the PID rate seems to enter another regime beyond a certain surface conductivity, i.e. condensing humidity.
Similar modelling was also applied to predict the progression of PID in CdTe modules in the fields with a high degree of accuracy. The CdTe modules have effective moisture barrier edge seals and minimal PID recovery, facilitating the modelling.

\[
P_{\text{max}} = \frac{1 - A \cdot e^{-\frac{E}{kT} \cdot \text{RH} \cdot B}}{P_{\text{max}, B}}
\]

where \(E\) is the thermal activation energy; \(A\) is a pre-exponential; \(B\) is a constant, and \(k\) and \(T\) have their usual meanings in Boltzmann statistics.

A few more prediction models have also been proposed in the literature. Overall, all these kinetic models render Boltzmann statistics.

Some models are specifically designed to predict the PID progression of CdTe modules. These models are based on the initial conditions and the environmental parameters during the testing. The models are then used to predict the PID progression in the field conditions. The models are typically validated using data from field tests or accelerated tests.

One of the models specifically designed for CdTe modules is the so-called "CdTe PID model". This model takes into account the initial conditions of the module at the time of installation, the environmental parameters during the testing, and the expected degradation in the field. The model is then used to predict the PID progression in the field conditions.

However, the models are not always accurate and there are limitations to the models. The models are typically validated using data from field tests or accelerated tests. The models are then used to predict the PID progression in the field conditions.

5.5. Correlation between leakage current and PID

There have been many attempts to correlate leakage current with PID. Leakage current of modules under system voltage is not a universal indicator of PID because power recovery is seen in some cell technologies, some current paths are more deleterious than others, and solutions to prevent PID include lowering resistance of the current pathway (i.e., making SiN₃ AR coating more conductive, discussed in Section 6.1.1). On the other hand, leakage current may be a relative indicator of the PID stress on a given module type. Charge transfer is considered a factor in electrochemical degradation processes. Electrochemical degradation processes are frequently dependent on humidity ingress, and are not considered readily recoverable in fielded modules.

The Jet Propulsion Laboratories attempted to make correlations between charge leaked per unit length of the edge of the module frame (ground electrode) and module power degradation. They suggested that significant (>50%) degradation occurred between 1 and 10 coulombs per centimeter (C per cm) of charge transfer.

The 50% power loss threshold is quite large. In another study, the threshold for detectable power loss due to system voltage bias for commercial PV modules under 85 °C/85% RH damp heat conditions was experimentally seen to be 0.02 C cm⁻¹. This charge transfer from ordinary (un-optimized for PID resistance) 60 cell crystalline silicon modules (approximately 500 cm perimeter) translates to approximately 10 coulombs, about that seen in one year for modules in Florida, USA at 600 V system voltage. However, humidity levels within the module inside a climate chamber are not representative of the outdoor environment. Furthermore, current pathways through modules in the chamber and in the field may differ.

Studies have shown that correlations on a charge transferred basis can be made between the extent of power degradation in accelerated testing of modules and those modules that are field-mounted only in some module types. Because of these correlations, it may be possible to project the acceleration in leakage current in various outdoor environments based on charge transferred as a function of weather conditions; such a method has been proposed to estimate PID in the field.

However, there are multiple degradation mechanisms that may occur because of system voltage stress. The ability to universally relate charge transferred from the active cell circuit to PID has limits—it may be possible for some mechanisms and not for others. On the other hand, it anticipated that leakage current is a relative indicator of the PID stress on a given module type in various environments.

Current transferred from the active cell circuit to ground in modules undergoing potential-induced degradation (PID) stress can be seen with respect to meteorological data (Fig. 20). With this, functions predicting the mode and rate of charge transfer can be developed for use in estimating the relative PID stress associated with temperature, moisture, and system voltage and then applied to other climates.

Using a replica module of the module type shown in Fig. 20, the current transferred as a function of temperature in a dry (10% RH) climate chamber, under the 85 °C/85% RH stress test condition, and again in a wet leakage current test apparatus applying −1000 V to the cell circuit are measured and superimposed on the outdoor data. Wet leakage current behavior matches well with the upper limit of current transferred outdoors, but there is some mismatch when the module is dry and hot. However, it is seen that the current transfer behavior of the two important extremes seen in the natural environment (wet and dry) can be quickly and easily characterized.
system voltage applied \((nA \ V^{-1})\), though the current transfer paths may not necessarily be the same.

The determined relationships between current transfer and module conditions in Florida for regimes of (1) morning dew or rain, where a simple Arrhenius function when the module is wet can be used; (2), the morning, after the condensation has dried; and (3), the afternoon, were projected onto a module temperature and field meteorological data in Colorado, USA, to show the charge transferred for a year in Colorado in Fig. 21. Summing up the current transfer data for Florida (Fig. 20) and Colorado (Fig. 21), total charge transferred in Colorado are found to be lower, calculated to be overall 19% of that of Florida, primarily associated with minimal morning dew and lower humidity.

5.6 Correlation between shunt resistance and PID-s

A direct result of PID-s in p-type c-Si PV modules is significant shunting in the solar cells. In the first approximation, the reciprocal of the shunt resistance is proportional to the power loss. Several publications have attempted to monitor the power loss due to PID-s by measuring the ohmic shunt resistance \(\left(\frac{R_{sh}}{\text{V}}\right)\) of PV modules and then simulating the module performance with the two-diode model assuming only a reduction in ohmic shunt resistance.\(^{36,62}\) Both Hacke et al. and Taubitz et al. reported that there is apparent discrepancy between the power loss measured by a solar simulator and simulated by the \(R_{sh}\)-based technique for full-size modules.\(^{36,62}\) To investigate the poor correlation, Hacke et al. fitted the dark current–voltage \((I-V)\) curves with the two-diode model and concluded that \(J_{02}\) and \(n_2\) of the second diode term increased (recombination current or non-linear shunting) after PID-s.\(^{36}\) Taubitz et al. also drew the same conclusion, as modelling of the non-linear shunt yielded much better agreement between the measured and simulated results.\(^{62}\) More recently, this has been verified by the local \(I-V\) curve calculation through DLIT measurements.\(^{63,127}\) It was shown that the PID-s region exhibited a strongly increased \(J_{02}\) and an ideality factor \(n_2\) (larger than 2) due to increased recombination in the depletion region (Fig. 22).\(^{63}\) Therefore, assuming a reduction in ohmic shunt resistance alone is not sufficiently accurate to estimate module performance as PID-s progresses. The increase in \(J_{02}\) and \(n_2\) of the second diode term due to PID-s needs to be considered for better correlation. On the other hand, the mismatching effect between the solar cells that are degraded to different extents due to PID-s introduces additional errors to the \(R_{sh}\)-based technique when it is used for full-size modules.
6. Preventive measures against PID in standard c-Si PV modules

Considering the catastrophic effects on PV modules, preventive measures have been developed to minimize PID effects on conventional p-type c-Si PV modules under outdoor conditions. In this section, the various PID-resistant or PID-free technologies for conventional p-type PV modules are summarized, which are categorized into three groups: a cell, a module and a system. Their advantages and disadvantages are also elaborated. At the cell level, the relevance of the properties of the SiNx AR coating on PID effects is discussed. PID-resistant cell technology can be achieved through modifications of the AR coating. It is also shown that additional pre-treatment steps prior to SiNx deposition can slow down PID effects. At the module level, PID can be minimized or avoided by judicious selection of the encapsulant and glass or superstrate materials. Finally, at the system level, PID effects can be minimized with suitable system topologies. Some of these methods are also applicable to other types of module technologies (e.g. thin-film technologies) to inhibit PID effects, particularly at the module and system levels.

6.1 Cell level

6.1.1. The properties of the SiNx film. AR coating has a significant impact on the PID resistance of p-type c-Si solar cells.\textsuperscript{12,13,59,109,128–135} It was shown in numerous publications that increasing the refractive index efficiently improves the solar cells’ resistance against PID-s.\textsuperscript{12,13,59,109,128–132,134} This can be achieved by increasing the Si/N ratio during the deposition process.\textsuperscript{136} The cause is attributed to an improved electronic conductivity.\textsuperscript{129,130} Increasing the Si/N ratio increases the index of refraction, increases the conductivity and reduces the transport of positive charges onto the SiNx AR coating; therefore, it leads to a decreased PID susceptibility at the cell level through neutralization of the advancing Na\textsuperscript{+} ions and reduction of the electric field for Na\textsuperscript{+} drift in the SiNx layer.\textsuperscript{130,134} Furthermore, it has been reported that a high refractive index of 2.2 for SiNx can effectively suppress PID-s.\textsuperscript{13,129,137} However, there is a trade-off between the cell efficiency and the PID-sensitivity. The initial cell efficiency is compromised, when the refractive index is adjusted to such a high value because of increased light absorption in SiNx using a higher index of refraction. The thickness of SiNx AR coating and its deposition technology have been found to have some influences on the solar cell’s PID resistance.\textsuperscript{12,13}

6.1.2. Pre-treatment prior to SiNx deposition. At the cell level, growing an intermediate SiO\textsubscript{2} layer between the Si and the AR coating has also proven to be an effective way to reduce PID susceptibility.\textsuperscript{109,138–140} The reason for the increased PID resistance is still unclear. Nevertheless, Han et al. fabricated cells with three different processes: conventional POCl\textsubscript{3} diffusion, ion implantation and modified POCl\textsubscript{3} diffusion.\textsuperscript{138} The modified POCl\textsubscript{3} diffusion process included an additional step of growing a thin (10 nm) SiO\textsubscript{2} film after the phosphorus silicate glass (PSG) removal step, prior to the SiNx deposition.\textsuperscript{138} A thin SiO\textsubscript{2} film was confirmed to be grown during the ion implantation process (due to thermal annealing) as well.\textsuperscript{138} Different modules were fabricated with these three types of cells and tested for PID performance under 85 °C, 85% RH, and −1000 V conditions. These experiments showed that the modules manufactured with cells having an additional SiO\textsubscript{2} film between the Si and the AR coating exhibited excellent PID resistance (<1.5% power loss), while the power of modules with conventional POCl\textsubscript{3} diffused solar cells degraded by 70% after 96 hours.\textsuperscript{138}

In addition, Nagel et al. compared the difference between two growth methods for the SiO\textsubscript{2} film: ultraviolet (UV) oxidation and inline thermal oxidation.\textsuperscript{139} From their study, while both UV oxidized and thermally oxidized solar cells exhibited excellent PID stability, the thermally oxidized solar cells demonstrated a superior PID performance than those UV oxidized.\textsuperscript{139} Moreover, the thermally oxidized cells gained a 0.2% increase in efficiency, compared to the reference cells without oxidation prior to PID testing; but a 0.3% efficiency loss was observed in UV oxidized cells.\textsuperscript{139} The advantage of the UV oxidation process is that it can be retrofitted to existing cell production lines with minimal modifications in the system. They further fabricated modules with UV oxidized cells and stressed them under 85 °C, −2000 V conditions with Al foil on top of the cover glass.\textsuperscript{139} These modules suffered no power degradation for the first 6 days. However, they lost more than 10% of their initial power after 9 days.\textsuperscript{139} This could imply that the effect of the additional SiO\textsubscript{2} delays PID-s rather than preventing it from occurring. Therefore, the long-term reliability of this technique has to be examined. It should also be noted that the SiO\textsubscript{2} film in this section is intentionally grown, while the SiO\textsubscript{2} layer in Fig. 6 is the native oxide layer. The intentionally-grown layer is more likely to be thicker than the native oxide layer.

There is also another method reported in the literature to reduce PID-s sensitivity prior to SiNx deposition. Mehlich et al. applied a surface quality improvement technique, using energy-rich UV, to improve the reliability of solar cells under high-voltage stress.\textsuperscript{109,141} However, the fundamentals of the increased PID resistance were not discussed in their publications.

6.2. Module level

6.2.1. Glass material. Soda-lime silicate glass is used for module packaging in conventional c-Si p-type modules, due to its relatively low cost and good physical properties.\textsuperscript{53} However, this type of glass contributes favorably to the PID effects in p-type c-Si PV modules because it contains a significant amount of alkali ions (predominantly Na\textsuperscript{+} etc.) and has only a moderate bulk resistivity. This leads to a high leakage current, when the cells are biased with a high voltage relative to the module frame. An intuitive way of reducing PID sensitivity at the module level is to substitute the soda-lime silicate glass with alternative commercial glass having better physical properties. This idea was implemented and studied by Kambe et al.\textsuperscript{142} They fabricated modules with two types of glass: chemically strengthened aluminosilicate glass (0.85 mm in thick) and thermally tempered soda-lime glass (3.2 mm in thick). The modules were then biased with −1000 V and stressed under 60 °C, 85% RH.
conditions, while keeping the glass surface wet. The power of the modules having the aluminosilicate glass degraded by less than 5% after 100 hours, while modules fabricated with the soda-lime glass lost almost 80% of their initial power within the first 50 hours.\textsuperscript{142} This huge difference in terms of PID performance stems from the glass. The aluminosilicate glass contains less than 3% (weight percentage) of \text{Na}_2\text{O} and as a consequence the bulk resistivity is 2 to 3 order of magnitude higher than that of the soda-lime glass.\textsuperscript{144} Borosilicate glass and quartz glass are also reported to be able to prevent PID-s due to their superior physical properties.\textsuperscript{15,43,143} However, using these PID-resistant glass in module fabrication translates to a much higher cost, which is not desirable for module manufacturers.

An alternative solution is to apply a coating on the glass to inhibit the ion migration and thus reduce the leakage current. Hacke and his coworkers tested PID sensitivity with commercially available glass coated with thin SiO\textsubscript{2} film, which showed only modest PID resistance.\textsuperscript{15} Hara \textit{et al.} deposited a thin TiO\textsubscript{2} film on the cell side of the front soda-lime glass to suppress the drift of metal ions.\textsuperscript{144} The modules fabricated with these TiO\textsubscript{2}-coated glass sheets exhibited protection against high-voltage stress (Fig. 23).\textsuperscript{144} A similar study was also conducted by Pop \textit{et al.} using different coating materials.\textsuperscript{145} Their study also showed modestly improved PID resistance.\textsuperscript{145} However, the optical performance of these modules is reduced substantially, as the extra film reflects, scatters and absorbs the incident light. This leads to a reduced light intensity received by the active solar cells and hence a decreased module efficiency. There is also a third approach reported in the literature to resolve PID-s at the glass level in the literature. In this method, the PID effects are mitigated by disrupting the glass surface’s conductivity under damp heat conditions\textsuperscript{106} with glass strips\textsuperscript{146} or chemical agents.\textsuperscript{147}

6.2.2. Encapsulation material. In standard c-Si PV modules, solar cells are embedded into the encapsulation material, which provides thermal stability, resistance to moisture, stability against UV degradation, and electrical protection for module components.\textsuperscript{53,148} A large variety of encapsulation materials are available on the market with EVA currently being the most common type. Numerous publications have demonstrated the importance of the encapsulation materials to the modules’ PID resistance.\textsuperscript{19,42,59,132,149–157} Among all the physical properties of encapsulation materials, the bulk resistivity has been identified as the most relevant parameter to PID effects.\textsuperscript{12,150,154} Higher bulk resistivity leads to a smaller leakage current for a same electric potential difference, reducing voltage buildup on the solar cell surface to the solar cells and thereby mitigating PID effects.

In general, polyolefin, ionomer and silicone-based encapsulation materials possess a bulk resistivity that is 1 to 3 orders of magnitude higher than that of standard EVA materials at ambient temperature, see Table 1.\textsuperscript{42,149–151,154,158,159} It is also shown in Table 1 that they have a higher transmittance, compared to standard EVA. Therefore, these encapsulation materials can be used to substitute EVA to minimize PID effects at the module level without optical loss. This has already been verified in several reports.\textsuperscript{42,86,150,151,154,160} where modules fabricated with these materials exhibited high efficiency and negligible power degradation after PID testing in a harsh environment. Alternatively, instead of replacing EVA completely with other materials, Kapur \textit{et al.} designed a bilayer structure of the ionomer (50/100/150 \text{µm}) and EVA (450 \text{µm}) to reduce the cost.\textsuperscript{155} For some types of ionomer, the 50 \text{µm} ionomer and 450 \text{µm} EVA configuration exhibited high PID sensitivity.\textsuperscript{155} However, when the thickness of the ionomer increased to 100 \text{µm} or 150 \text{µm}, this innovative design can significantly improve the PID resistance.\textsuperscript{149,155,157} In recent years, PID-resistant EVA materials were also developed with a higher bulk resistivity (in the order of \text{10}^{15} \text{Ω cm}), and they have also shown improved PID-suppressing properties.\textsuperscript{42,149,154,155,161}

The temperature effect on the bulk resistivity of encapsulation materials also has to be considered too. The operating temperature of solar panels in the fields may exceed 60 °C in hot climates,\textsuperscript{22} which leads to a reduced bulk resistivity of encapsulation materials (Arrhenius-type relationship).\textsuperscript{149,161} The bulk resistivity of standard EVA can drop to the range of \text{10}^{11} to \text{10}^{13} \text{Ω cm under outdoor conditions, which is insufficient to prevent PID.}\textsuperscript{42,149,151,161} However, polyolefin, ionomers and silicone-based encapsulation materials are less sensitive to the temperature. They still possess a bulk resistivity of above \text{10}^{13} \text{Ω cm under field-relevant conditions, which makes them more ideal for addressing PID at the module level.}\textsuperscript{42,149,151}
Furthermore, the moisture vapor transmission rate (MVTR) of encapsulation materials is a useful parameter for assessing the PID sensitivity. It is well known that moisture ingress will promote the progress of PID in PV modules. Encapsulation materials with a lower MVTR offer better protection against moisture penetration and are therefore favorable for reducing PID. This property will become more important when the modules are to be placed in humid environments. Reid et al. compared the PID-resistance of two polyolefin materials with the same bulk resistivity but different MVTR, and concluded that low MVTR can alleviate PID effects in the long term. However, a high MVTR does not necessarily mean that the material is PID sensitive. Berghold et al. revealed that a thermoplastic silicone elastomer material with high a MVTR value (38.5 g m⁻² d⁻¹) performed much better under high-voltage stress than the standard EVA (<10 g m⁻² d⁻¹). Therefore, it is not sufficient to assess the PID-suppressing property of encapsulation materials solely based on their MVTR. Instead, all three properties (bulk resistivity, temperature coefficient and WVTR) should be considered carefully when it comes to selecting proper encapsulation materials for PID-free PV modules. Moreover, production cost and other durability features such as adhesion, mechanical properties, UV-absorption need to be taken into careful consideration as well. These PID-resistant encapsulation materials have to be cost-competitive in order to gain market share.

The PID countermeasures at both the cell and module level can be explained consistently by a voltage divider model. It is based on the well-known assumption that the strength of the electric field in the SiNx layer is the driving force for the evolution of PID-s. A simplified model for the main leakage current path consists of a series connection of three ohmic resistors, one for each layer (glass, encapsulant foil, SiNx AR coating on the solar cell). In the first approximation, the leakage current is the same in all layers (path 1 in Fig. 2, see Section 2).

According to Fig. 24, the voltage across the SiNx layer can be approximated by:

$$V_{\text{SiNx}} = \frac{R_{\text{SiNx}}}{R_{\text{glass}} + R_{\text{polymer}} + R_{\text{SiNx}}} \times V_{\text{ext}}$$ (6)

where $V_{\text{ext}}$ is the external voltage that exists between the surface of the front glass and the respective encapsulated Si cell under high-voltage stress conditions. With this equation, the effects of highly resistive glass or polymer layers, as well as highly conductive SiNx layers, each leading to stability against PID-s by decreasing the voltage across the SiNx film, can be calculated semi-quantitatively.

### 6.3. System level

In a PV system, an inverter is an essential part of the balance of system (BOS), which converts the DC output into AC output. Based on the topologies, inverters can be broadly categorized into two groups: a transformer-based and a transformerless inverter. For the transformer-based inverter technology, either the negative or positive system pole has to be grounded, leading to either a positively-biased or negatively-biased solar cells relative to ground. As discussed in Sections 3.1.1 and 5.3, negatively-biased p-type c-Si PV modules are susceptible to PID-s, which are in general more detrimental to the module performance in the field. Therefore, a simple solution to PID-s for PV systems with a transformer-based inverter is to ground the negative system pole. This will ensure that all the modules will be positively biased, eliminating the PID-s in conventional p-type c-Si PV modules.

However, there is a strong trend in the PV industry to use transformerless topologies. Not only are the transformerless inverters compact and light, more importantly this technology increases the conversion efficiency of PV systems by 1% to 2%. For a transformerless inverter, no galvanic isolation is present in the PV system and it also requires no grounding. This topology results in a floating potential, meaning that some cells are negatively biased and others are positively biased relative to ground. Therefore, the PID-s solution for the PV systems using transformer-based inverters is not applicable for those using transformerless inverters. A counter measure of PID-s problem for systems with transformerless inverters can be applying a reverse bias voltage (e.g. +1000 V) to the modules during night time. This can accelerate the recovery of the PV modules and regenerate the PV efficiency lost during the day time. This method is also applicable to systems with transformer-based inverters. However, the drawback is that it requires additional electronic components. Another innovative solution is the virtual DC bus concept for transformerless inverters. The topology allows the negative system pole to be virtually grounded and thereby shifting the solar cells’ potential to the positive; hence the PV modules can be protected against PID-s.

There is also growing interest in the PV industry to use micro-inverters. These inverters are placed on every module such that the voltage of each module is optimized to the maximum power voltage, in the range of 30 V to 40 V for
conventional c-Si PV modules. The driving force for PID in the field is then reduced, and modules that might show susceptibility at higher string voltages (600 V, 1000 V, 1500 V) could perform well with respect to PID over the long term at the much lower system voltage when controlled using a micro-inverter.59

7. PID recovery in standard c-Si PV modules

PID-s is detrimental to the performance of p-type c-Si PV modules. However, different from the TCO corrosion of thin-film modules, it has been found to be reversible.12,13 The underlying mechanism for PID-s recovery in conventional p-type c-Si PV modules was examined extensively by Lausch et al.72 In Fig. 25, EBIC images of a PID shunt before and after recovery are shown. The PID-shunted site has vanished after 2.5 hours of thermal recovery in a 250 °C environment. Out-diffusion of Na atoms from the stacking faults has been proposed to be responsible for PV efficiency regeneration. It is perceived that Na atoms slowly move out of the stacking faults into the oxide layer due to the concentration difference after the degradation process has stopped.72 The assumption is further supported by their investigation of the PID-shunted locations at the atomic level using high-angle annular dark field (HAADF) STEM.71,72 Before the recovery process, the crystal structure of the stacking fault could not be visualized clearly (the dark region around the stacking fault, Fig. 26a), as the silicon structure is strongly disturbed most likely by Na atoms within the Si matrix.71,72 However, a clean stacking fault was retained (Fig. 26b) after the recovery process and the disorder of the crystal structure could be easily visualized, indicating that Na atoms had diffused out of the stacking fault.71,72 Once the Na atoms diffuse out of the stacking fault, the electronic properties of the solar cells are restored.72 These findings again validate the stacking fault model for the PID-s in p-type c-Si PV modules. Moreover, it was previously discussed that the stacking fault may not exist in Si prior to PID stress,83 but after the recovery the extrinsic stacking fault did not vanish in one reported sample.63,71 This could imply that the recovered cells/ modules may degrade at a faster rate during a second round of PID stress as stacking faults are already present in Si. The experimental data, however, show an opposite effect. After recovery in power from PID-s, following up with higher or longer PID-s stress levels

![Fig. 25](image.png) EBIC measurements (20 kV) at a PID shunt location before (a) and after (b) a thermal recovery process. The PID-s disappeared after recovery. The inset in (a) shows the PID-s defect before recovery at a low electron acceleration voltage (3 kV) and hence with an increased lateral resolution. The dotted line represents a grain boundary as guide to the eyes. Reprint from ref. 72. Copyright 2014, Elsevier.
results in less power loss than that associated with the first application of stress. Further study to explain these observations is required.

Thermal recovery, reverse-biased voltage recovery and their combination have been identified to be able to recover the efficiency of p-type c-Si PV modules. These techniques are also applicable to other PV technologies (e.g. CIGS). Thermal recovery is temperature activated regeneration of the power lost due to PID-s. The rate of regeneration process increases with module temperature, but it is not observed that humidity accelerates the recovery. Taubitz et al. observed that the regeneration process is Arrhenius-like. This behavior agrees with the out-diffusion model, in which it is assumed that Na atoms diffuse out of the stacking faults due to the concentration difference (Fig. 27a). It is well known that diffusion is a temperature-controlled process; therefore, an increase in temperature will lead to a faster recovery rate. Even at room temperatures, PID-damaged modules can regain most of their initial power at STC after a long period of stabilization. This indicates that PID-affected modules in the fields can recover during the night-time when no bias voltage is applied. In addition, the regeneration process is also affected by the extent of the PID pre-damage. Hattendorf et al. stressed four full-size p-type c-Si PV modules to different extents under the same climatic conditions and with different bias voltages, prior to thermal recovery. Subsequently, these PID-affected modules were recovered under 70 °C and 50% RH conditions. It was found that the recovery process is dependent on the module’s PID history, hence the amount of the previous PID damage plays a significant role.

Another recovery method is to apply a reserve voltage (e.g. +1000 V) to the solar cells in the PID-damaged modules. This again can be explained by the out-diffusion model (Fig. 27b). When a reverse bias is applied, Na⁺ are driven away from the interface, creating a greater concentration gradient of Na between the Na-decorated stacking faults and the interface. As a result, the diffusion process

Fig. 26 HAADF STEM investigations of the Na-decorated stacking fault before (a) and after (b) thermal recovery. Before the recovery, the stacking fault is strongly disturbed, causing a dark region around the stacking fault. After recovery, the disorder of the stacking fault can be easily identified, which may be explained by the out-diffusion of Na during recovery. Reprint from ref. 72. Copyright 2014, Elsevier.

Fig. 27 Schematic diagram of the proposed process for thermal recovery (a) and electrical recovery (b). The green dots represent the Na specie. Na diffuses out of the stacking faults, which leads to power regeneration. The movement of Na is marked by the white arrows. Reproduced from ref. 72. Copyright 2014, Elsevier.
will be accelerated. Even a nearly 100% percent power recovery at STC was observed\textsuperscript{12,13} when p-type c-Si PV modules were subjected to a positive potential of 1000 V for less than 100 hours. Furthermore, this technique has been adopted in several industrial products (e.g. the SMA’s PV offset box\textsuperscript{172} and the iLUMEN’s PID box\textsuperscript{173}) to prevent PID effects under the field conditions. These products apply a reverse voltage (e.g. +1000 V) to the module string during the night time to recover the PV power lost in the day, thereby preventing PID effects in the field. However, the method that applies a reverse bias at night when there is no sun to dry saturated modules also imparts stress leading to elevated leakage current in the opposite direction, which may over time lead to degradation of the module, such as by electrochemical corrosion.\textsuperscript{165}

The recovery process may not be instantly initiated after the bias voltage has stopped. Taubitz et al. observed that the shunt resistance of a PID-affected mini-module continued to drop even after the voltage is stopped,\textsuperscript{62,169} and determined that there is a transition phase between the degradation and recovery, based on their shunt resistance measurements (Fig. 28).\textsuperscript{62,169} This may be explained by a concentration gradient-driven diffusion process of Na\textsuperscript{+} continuing into Si, which ends when the concentration gradient sufficiently dissipates. The duration of the transition phase was also found to be temperature dependent (Arrhenius-like).\textsuperscript{169} However, the transitional phase was not observed in another sample. It might be due to their different PID history, but the root cause was not investigated in the publications.\textsuperscript{169}

Furthermore, incomplete recovery of PV efficiency at low irradiance levels and shunt resistance has also been reported, even after a long stabilization time and a near full recovery of power at STC.\textsuperscript{143,170} Oh et al. monitored the recovery process (room temperature and no reverse voltage) of a PID-affected sample for more than 200 days, but no complete recovery was obtained.\textsuperscript{143,170} It is suspected that residual Na remains in the stacking fault and causes the incomplete recovery.\textsuperscript{143,170} However, the assumption has yet to be verified with experimental evidence. Therefore, additional work is needed in the future to gain a better understanding of the recovery process.

8. Summary

In this paper, the most recent research progress in PID of PV modules is reviewed. Due to a high electrical potential difference, five leakage current pathways have been identified in PV modules. Their relative importance depends on the environmental conditions as well as the packaging materials. Significant progress has been made towards understanding the underlying principles causing the PV efficiency loss due to PID in different types of modules. Whether it is thin-film or c-Si based technologies, sodium ion (Na\textsuperscript{+}) migration plays a crucial role in the evolution of PID. Electrochemical corrosion of the TCO layer, the surface polarization effect and PID-shunting (PID-s), respectively, are three of the most common PID mechanisms in thin-film modules, n-type c-Si modules and standard p-type c-Si modules, respectively. In particular, the Na-decorated stacking fault model provides an explanation for the PID effects often observed in p-type c-Si modules. Four types of test methods are available to evaluate the PID susceptibility at both the cell and module level. At a module level, chamber PID and AI PID tests are often used, while at a cell level, PID sensitivity can be examined by a corona discharge PID set-up or bias voltage application on a module-like layer stack.

The majority of the PID studies performed so far dealt with standard p-type c-Si modules, as they dominate the present PV market. The progression of PID-s in standard c-Si modules depends on the applied voltage, humidity, and temperature. The leakage current shows an Arrhenius-type relationship with the temperature. Humidity and the applied voltage also affect the PID in multiple ways. Several kinetic models have been proposed to predict PID rates in p-type c-Si modules with meteorological data. Various methods have also been found to effectively prevent PID in p-type c-Si modules. At the cell level, the PID resistance can be improved by: (1) adjusting the Si/N ratio of the AR coating to a higher value to increase the electrical conductivity; (2) growing an interlayer (SiO\textsubscript{2}) between the Si and the SiN\textsubscript{x} AR coating; and (3) cleaning the cell surface with energy-rich UV prior to SiN\textsubscript{x} deposition. At the module level, PID can be prevented by using encapsulation materials or/and glass sheets with high bulk resistivity. At the system level, PID-s can be mitigated by ensuring that the active circuit of PV modules is not negatively biased relative to ground or applying a reverse voltage at night. Alternatively, it can be effectively prevented with application of micro-inverters. Moreover, PID-s in p-type c-Si PV modules were found to be reversible; thermal recovery, reverse-biased voltage recovery and their combination have been shown to be able to regenerate

**Fig. 28** $R_{th}$ measurements (normalized) of two one-cell modules during degradation and regeneration. One module exhibits the transition phase (marked by red) whereas the other module does not (marked by blue). The shunting phase (A), the transition phase (B) and the regeneration phase (C) are shown using different colours. The initial $R_{th}$ value (normalized) of both modules is more than 1 M$\Omega \text{cm}^2$, which is not shown in the figure. Reprint from ref. 62. Copyright 2013, WIP.
the PV efficiency loss. It has to be noted that most of the findings from p-type c-Si type modules are also applicable to other types of PV technologies (e.g. thin-film technology). For example, PID in thin-film modules can also be prevented by using an ionomer encapsulant.

Overall, an improved understanding of PID in PV modules has been obtained through continuous research in recent years. More PID-related research is anticipated to provide insights into the open questions that have yet to be fully understood. Some of the open questions are as follows: (1) there is relatively little understanding of the electronic structure of sodium (Na) contaminated stacking faults that have been attributed to shunting of the n+–p junction in conventional front-junction c-Si cells in several reports; (2) the partial recovery of power frequently observed for PID of the shunting type (PID-s) is yet not fully understood mechanistically; (3) while there are several published correlations between the chamber tests and the field results, more work is needed to correlate the test results with PID durability in specific climates so that appropriate PID-resistant modules can be designed; and (4) appropriate PID-resistant designs and materials whose performance, durability and cost requirements are still being explored. More importantly, the PV industry is facing a great challenge to prevent PID of PV modules, as many proposed solutions either compromise the efficiency or increase the cost. There is still a long way to go on the path towards developing completely PID-free PV technologies at low cost.

Acknowledgements

The work at the Solar Energy Research Institute of Singapore (SERIS) was sponsored by the National University of Singapore (NUS) and the National Research Foundation of Singapore through the Singapore Economic Development Board. The work at the National Renewable Energy Laboratory (Peter Hacke and Steven P. Harvey) was supported by the U.S. Department of Energy under Contract No. DE-AC36-08GO28308. Funding was provided by the SuNLaMP program of the Office of Energy Efficiency & Renewable Energy.

References

6 A. Pozza and T. Sample, Prog. Photovoltaics, 2015, 24, 368–378.


112 M. Koentopp, Hanwha Q-cells, personal communication.


