High-efficiency crystalline silicon solar cells: status and perspectives

Corsin Battaglia,* Andreas Cuevas and Stefaan De Wolf

With a global market share of about 90%, crystalline silicon is by far the most important photovoltaic technology today. This article reviews the dynamic field of crystalline silicon photovoltaics from a device-engineering perspective. First, it discusses key factors responsible for the success of the classic dopant-diffused silicon homojunction solar cell. Next it analyzes two archetypal high-efficiency device architectures – the interdigitated back-contact silicon cell and the silicon heterojunction cell – both of which have demonstrated power conversion efficiencies greater than 25%. Last, it gives an up-to-date summary of promising recent pathways for further efficiency improvements and cost reduction employing novel carrier-selective passivating contact schemes, as well as tandem multi-junction architectures, in particular those that combine silicon absorbers with organic–inorganic perovskite materials.

The year 2014 witnessed the breaking of the historic 25.0% power conversion efficiency record for crystalline silicon solar cells, which was set by the University of New South Wales (UNSW), Australia, in 1999.1,2 Almost simultaneously, Panasonic, Japan,3 and SunPower, USA,4 reported independently certified efficiencies of 25.6% and 25.0%, respectively, both using industrially-sized silicon wafers (see Fig. 1 and Table 1). In parallel, the increased production volumes and associated maturity of the technology have brought the cost of photovoltaic modules down to 0.62 US$/Wp (average price in 2014 according to the International Technology Roadmap for Photovoltaics).5 Solar photovoltaic electricity has already reached grid parity in many countries and locations. While costs associated with cell processing typically account for less than 20% of the total module cost and only about 10% at the system level,6 increasing the power conversion efficiency of the solar cell offers a direct pathway to further reducing the levelized cost of electricity (LCOE).6–9 This review retraces recent advances in silicon solar cell technology towards that goal. The reader may be interested in consulting complementary reviews by Saga9 and Glunz.10 A detailed life cycle assessment including a discussion of indicators such as primary energy demand, energy payback time and greenhouse gas emissions can be found in ref. 11.

Compared to other photovoltaic technologies, silicon solar cells have the advantage of using a photoactive absorber material that is stable, non-toxic, abundant and well understood. Silicon has an energy band gap of 1.12 eV, corresponding to a light absorption cut-off wavelength of about 1160 nm. This band gap is well matched to the solar spectrum, very close to the optimum value for solar-to-electric energy conversion using a single semiconductor optical absorber. Taking only radiative recombination
Ideal, 110 μm 761 43.3 89.3 29.4 Modeled
Panasonic IBC HIT 143.7 (da) 740 41.8 82.7 25.6 Fraunhofer ISE (10/15)
SunPower IBC 153.5 (ta) 730 41.3 82.7 25.2 Fraunhofer ISE (9/15)
Kaneka SHJ 151.9 (ap) 738 40.8 83.5 25.1 Fraunhofer ISE (9/15)
Fraunhofer ISE TOPCon 4.0 (da) 718 42.1 83.2 25.1 Fraunhofer ISE (8/15)
UNSW PERL (p-type) 4.0 (da) 706 42.7 82.8 25.0 Sandia (3/99)
Panasonic HIT 101.8 (ta) 750 39.3 83.2 24.7 AIST (12/12)
EPFL MoOx SHJ 3.9 (ap) 725 38.6 80.4 22.5 Fraunhofer ISE (8/15)
invec PERT (p-type) 238.9 (ta) 695 40.2 80.5 22.5 Fraunhofer ISE (8/15)
Trina solar mono-Si PERC (p-type) 243.7 680 40.5 80.3 22.1 Fraunhofer ISE (10/15)
Trina solar multi-Si PERC (p-type) 242.7 (ap) 667 39.8 80.0 21.3 Fraunhofer ISE (11/15)

further device advances now rely on innovative interface passivation and carrier-selective contact structures.

The main purpose of interface passivation is to reduce recombination of photogenerated carriers at the silicon surface. This can be done by chemical passivation – usually by hydrogen – of harmful surface defects, which are predominantly broken silicon–silicon bonds, called dangling bonds, or by modifying the relative concentration of photogenerated electrons and holes near the surface. Effective passivation is usually achieved by dielectric materials such as silicon oxide, silicon nitride, silicon carbide, and aluminum oxide. Alternatively, a (disordered) semiconductor such as intrinsic hydrogenated amorphous silicon can be employed. None of these layers allows carrier extraction per se, as they are either insulating or insufficiently conductive.

To enable efficient carrier extraction to the two external metal terminals, two carrier-selective contact structures are needed, which ideally exhibit efficient transport of only one type of carrier (e.g., electrons) while hindering the transport (that is, blocking) of the other type of carrier (e.g., holes). Since recombination requires the participation of both types of carriers, hindering the transport of one of them contributes to reducing recombination in the contact structure. Nevertheless, to suppress recombination more effectively, it is usually necessary to insert in the structure an interfacial passivating layer. Hence a highly selective contact is one that simultaneously presents a high conductivity for just one of the carriers, while minimizing recombination. In designing high-efficiency solar cells, one may choose either to cover most of the wafer surface with a passivating dielectric material and extract photogenerated carriers selectively through local openings in this insulator, or to deposit carrier-selective materials on the wafer surface using a suitable interface-passivation strategy. In the latter approach, the two simultaneous requirements of surface passivation and preferential conduction are frequently achieved by using a stack of two or more layers, for example intrinsic and doped hydrogenated amorphous silicon, as in silicon heterojunction solar cell technology.

An important criterion for this decision relies on the optical properties of the required materials for contact formation. Indeed, layers blanket-deposited on the wafer surfaces (either for interface passivation or selective transport) should also maximize light coupling into the silicon absorber by minimizing reflection and parasitic absorption losses. Developing contact layers that satisfy these electronic and optical requirements simultaneously represents a considerable challenge. This paper gives a brief overview of recent research to solve it.

1. Basic operation and performance indicators of the solar cell

To grasp the full challenge of fabricating simple high-efficiency solar cells, it is useful to briefly reflect on their essential performance parameters. For this, we first consider a solar cell in its most fundamental form, consisting of a semiconductor with a given energy band gap and electron- and hole-selective contact regions that guarantee charge-carrier separation.

When solar radiation strikes the solar cell, photons with energy greater than the band gap of the semiconductor are absorbed, exciting electrons from the valence band into the conduction band, leaving behind an equally large number of holes in the valence band. Consequently, the total electron and hole concentrations ($n$ and $p$) under illumination deviate from their thermo-chemical equilibrium values in the dark ($n_0$ and $p_0$) with $n_0p_0 = n_i^2$, where $n_i$ is $8.3 \times 10^8$ cm$^{-3}$ at 25 °C for silicon. A net electric current eventually results when those negative (electrons) and positive (holes) charge carriers move in opposite directions in the device. In the quasi-neutral regions of the device, the excess carrier densities ($\Delta n = n - n_0$, and $\Delta p = p - p_0$) are approximately equal $\Delta n \approx \Delta p$. In analogy to equilibrium, in which the carrier populations are described by a single Fermi energy $E_F$, the carrier populations in non-equilibrium conditions can be described by means of the electron and hole quasi-Fermi energies $E_{Fn}$ and $E_{Fp}$.

$$n = n_0 + \Delta n = N_C \exp \left( \frac{E_{Fn} - E_C}{k_B T} \right). \quad (1)$$

$$p = p_0 + \Delta p = N_V \exp \left( \frac{E_V - E_{Fp}}{k_B T} \right). \quad (2)$$

$E_C$ and $E_V$ represent the energetic positions of the conduction band minimum and the valence band maximum. $N_C$ and $N_V$ are the effective density of states in the conduction and valence band respectively, $k_B$ is the Boltzmann constant and $T$ is the absolute temperature of the semiconductor. The difference between the electron and hole quasi-Fermi energies, which is equal to the sum of the electrochemical potential of an electron $E_{Fn}$ and the electrochemical potential of a hole $-E_{Fp}$ determines the maximum voltage $V$ that the solar cell can provide.

$$V \equiv \frac{E_{Fn} - E_{Fp}}{q} = k_B T \ln \left( \frac{np}{n_0p_0} \right). \quad (3)$$

where $q$ is the elementary charge.

Under steady-state illumination, photogenerated charge carriers either flow to an external circuit as electric current or they recombine inside the device. In open-circuit conditions, the concentration of carriers builds up, so that the photogeneration rate is perfectly counterbalanced by the recombination rate. As indicated by eqn (3), such high carrier concentration produces the maximum voltage that can be measured in a solar cell, the open-circuit voltage $V_{oc}$. For electric current to flow, the solar cell needs to be connected to an external circuit by means of two low-resistance selective contacts – one for the electrons and another for the holes. The current is highest at short circuit (zero voltage), when the concentration of carriers inside the device and, therefore, their recombination rate are relatively low. Note, however, that neither the concentration of carriers nor the difference between the quasi-Fermi energies is zero, even if the terminal voltage is. In a good solar cell, the short-circuit current density $J_{sc}$ is only slightly lower than the number of photons absorbed in the semiconductor per unit time and area,
multiplied by the elementary charge, which can be called the photogenerated current density \(J_{ph}\). The ratio between \(J_{sc}\) and \(J_{ph}\) is an indication of the "collection efficiency," that is, of the ratio of electrons out to photons in. This quantum collection efficiency is usually measured as a function of the wavelength, or energy, of the incident photons. For silicon, with its band gap of 1.12 eV, the highest obtainable \(J_{ph}\) value for a 110 μm-thick wafer is 43.3 mA cm\(^{-2}\) under standard test conditions (air mass 1.5 global spectrum, 1000 W m\(^{-2}\), 25 °C) (Table 1).

For power generation, the solar cell needs to deliver current and voltage simultaneously, and the total output current density can be written as \(J_{out} = J_{ph} + J_{eq} - J_{rec}\) where we have defined the photogenerated current density \(J_{ph}\) as the net cumulative generation in excess of the equilibrium thermal generation, represented by \(J_{eq}\). The recombination current density \(J_{rec}\) represents all generated carriers that are lost and not collected per unit time and area. Such recombination stems from the higher concentrations of electrons and holes required to deliver voltage, compared to short circuit, as shown by eqn (3). Of all loss mechanisms, the most fundamental is radiative band-to-band recombination, which is the inverse process of absorption and is unavoidable. Actually, efficient external luminescence due to radiative recombination is a signature of high-efficiency solar cells,\(^{49,50}\) as it indicates that very few carriers are lost to recombination via defects. Radiative recombination is proportional to the concentrations of the two "reactant species," that is, to the \(pn\) product of the concentrations of holes and electrons.\(^{48}\) The constant of proportionality is called the band-to-band recombination coefficient, which for silicon takes a value of \(B = 4.73 \times 10^{-15} \text{ cm}^3 \text{ s}^{-1}\) at room temperature.\(^{51}\) Although, as mentioned above, radiative recombination is not dominant in silicon, it is the most fundamental recombination process in any type of photovoltaic absorber and focusing on it helps to elucidate the basic operation principles of solar cells. Using eqn (1) and (2), we can express the total band-to-band recombination current density occurring in a silicon wafer of thickness \(W\) as

\[
J_{rec} = q \cdot W \cdot B \cdot pn = q \cdot W \cdot B \cdot n_i^2 \exp\left(\frac{E_{Fb} - E_{Fp}}{k_BT}\right). \tag{4}
\]

In equilibrium, eqn (4) simplifies to

\[
J_{eq} = q \cdot W \cdot B \cdot p_0n_0 = q \cdot W \cdot B \cdot n_i^2. \tag{5}
\]

The output current density of the solar cell can then be written as

\[
J_{out} = J_{ph} - q \cdot W \cdot B \cdot n_i^2 \left[\exp\left(\frac{E_{Fb} - E_{Fp}}{k_BT}\right) - 1\right]. \tag{6}
\]

Eqn (6) reflects the relationship between the output current and the sum of the electrochemical potentials of electrons and holes, which is the origin of the output voltage, and, at the same time, is directly related to the \(pn\) product (see eqn (3)) and therefore to recombination. Individually, the gradients of those two electrochemical potentials are the driving forces for the motion of electrons and holes, respectively (see also ref. 48, p. 111). As mentioned above, there is a non-zero difference between the quasi-Fermi energies even in short-circuit conditions, and this makes \(J_{sc} \leq J_{ph}\). Normally what is measured is the voltage at the cell terminals, which may be smaller than \(|E_{Fn} - E_{Fp}|/q\). Hence, the solar cell characteristic equation is typically written as

\[
J_{out} = J_0 \left[\exp\left(\frac{qV}{n_kT}\right) - 1\right], \tag{7}
\]

where, in the case of band-to-band recombination, the exponential prefactor \(J_0\) is given by eqn (5), often referred to as dark saturation current density, and the so called “ideality factor" is \(n = 1\). Physically it represents the generation–recombination current per unit area that takes place in thermal equilibrium, hence the subscript \(0\). The exponential dependence of the current density on voltage stems directly from the fact that the concentrations of electrons and holes are governed by Fermi–Dirac statistics. This can usually be approximated by Boltzmann statistics, that is, by an exponential dependence on the sum of the electrochemical potentials of an electron and a hole, which eventually translates into a voltage. This explains why so many different types of solar cells display qualitatively very similar – that is, exponential – voltage–current characteristics, independent of the absorber materials and carrier extraction schemes.\(^{52}\)

Although the above derivation was made for the band-to-band radiative mechanism, other contributing processes to \(J_0\) in silicon are Auger and defect-assisted recombination, which are also proportional to the \(pn\) product. Indeed, real devices are usually dominated by non-radiative recombination. The Auger recombination mechanism is peculiar, because it involves three carriers, even though its end result is to annihilate one free electron and one free hole. Auger recombination is in principle proportional to the \(pn\) product multiplied by the concentration of the majority carriers, \(p\) or \(n\), but in practice it deviates slightly from an ideal \(p^2n\) (or \(n^2p\)) dependence due to Coulombic interaction between carriers.\(^{15,53}\) Defect-assisted, or Shockley–Read–Hall,\(^{54,55}\) recombination is a two-particle process that can have a complex dependence on the carrier concentrations themselves and on the properties of the defects. Including these additional recombination losses into the solar cell equation requires adapting the \(J_0\) prefactor and the ideality factor \(n\), which can become either smaller or greater than one.\(^{56}\) Usually, \(J_0\) and \(n\) are determined experimentally,\(^{57}\) and their values may reflect a combination of several mechanisms. Low values of \(J_0\), implying low recombination, and low values of \(n\) are desired for high-efficiency solar cells (see Fig. 2 caption).

Maximum power generation occurs when there is an optimal trade-off between carriers exiting the device, which demands a low concentration of carriers to reduce recombination, and voltage production, which demands a high concentration of carriers. This optimum defines the so-called maximum power point, with associated \(J_{mpp}\) and \(V_{mpp}\) values. The fill factor FF is defined by the ratio \((J_{mpp}V_{mpp})/(J_{sc}V_{oc})\), and it indicates what fraction of the separate highest current \(J_{sc}\) and voltage \(V_{oc}\) can be delivered simultaneously by the solar cell. The maximum value theoretically possible for the fill factor of a silicon solar cell is 89.3%, when considering only intrinsic recombination processes, namely Auger and radiative recombination (Fig. 2).
In practice it can be negatively affected by other internal recombination losses and external shunts. The latter present a path for a leakage current to flow directly between the two terminals of the device. The fill factor is further lowered by resistive losses, due to the flow of current through materials with finite conductivity or cross-sectional area, or across interfaces between different materials (for example, the contact resistance between metals and semiconductors). These effects are usually represented in a simplified manner by lumped series and shunt resistance parameters, $R_s$ and $R_{sh}$ respectively, which can be incorporated into an expanded form of eqn (7). Resistive losses are usually more severe than shunts, and they can be exacerbated by poor cell design. Accurate diagnosis of the $R_s$ parameter, for which various methods exist, is essential in high-efficiency solar cell development.

The delicate balance between the parameters described above determines the power conversion efficiency, $\eta = \frac{V_{oc}J_{sc} FF}{P_{in}}$, which is typically measured with a solar radiation simulator under standard test conditions for terrestrial applications (air mass 1.5 global spectrum, 1000 W m$^{-2}$, 25 °C).

2. The classic silicon solar cell

2.1. Solar cell structure and performance modelling

As will be described in subsequent sections, there are several different ways in which electron- and hole-selective contacts can be implemented on a silicon wafer. Classically, they have been formed by introducing a high concentration of dopants near the two surfaces of the wafer. Fig. 3 shows the schematic structure of such a solar cell, based on a p-type crystalline silicon wafer, a front phosphorus diffusion, and a back aluminum-doped region. For the classic dopant-diffused homojunction silicon solar cell, the choice of p-type material stems from both historical and technological reasons. The first applications of silicon solar cells in the 1950s were to power satellites, where p-type cells featured technological reasons. Historically, this n$^+$p$^+$ solar cell structure has been referred to as BSF (back surface field), even though the equilibrium electric field cannot physically exert a net force on charge carriers.

The most widespread industrial fabrication method for wafer-based silicon solar cells will be described below. The solar cell performance parameters that can be obtained in practice deviate from their “ideal” values. It is important to identify the most important limitations of the classic silicon solar cell structure, in order to understand the device designs and technology improvements that have already been, or are in the process of being, adopted by the photovoltaic industry. Fig. 4 and 5 present modelling results of the classic n$^+$p$^+$ structure with the program PC1D, using parameters that are representative of many industrial silicon solar cells: a p-type wafer with a dopant density of $1 \times 10^{16}$ cm$^{-3}$, thickness of 150 μm, minority-carrier lifetime of 100 μs; n$^+$ front phosphorus diffusion with a surface concentration of $1 \times 10^{20}$ cm$^{-3}$, depth of 0.36 μm, sheet resistance of 100 Ω $\square^{-1}$, and front surface recombination velocity of $10^4$ cm s$^{-1}$; p$^+$ aluminum-doped region with a surface concentration of $1 \times 10^{19}$ cm$^{-3}$, depth of 5 μm, sheet resistance of 40 Ω $\square^{-1}$, and rear surface recombination velocity of $10^5$ cm s$^{-1}$.

Fig. 4a shows the energy band diagram in equilibrium for such a silicon solar cell. The bending of the bands in the
electron conductivity is orders of magnitude higher than the hole conductivity on the left (the n+ region), and the hole conductivity much higher than the electron conductivity on the right (in the p+ region). The predicted conversion efficiency at the point of maximum output power (\( FF = 83.6\% \)) neglecting any series or shunt resistance effects. A loss of this solar cell is 21.1% (\( \text{J}_{sc} = 39.3 \text{mA cm}^{-2} \)).

Fig. 5 Analysis of recombination losses of the exemplary n+ p+ p+ silicon solar cell described in Fig. 4. At the maximum power point, the main recombination loss occurs at the rear metal/semiconductor interface, while the p-type absorber region contributes 26% and the front n+ phosphorus diffusion (including its surface) contributes 24%.

vicinity of both diffused regions indicates (i) that the concentrations of electrons and holes vary strongly with position (which can be described as a gradient of their chemical potentials), and (ii) that an electric field (evidenced by the gradient of the bands) is present. These two forces, the gradients of the chemical and electrical potentials, are identical in magnitude and opposite in direction, meaning that there is no net force acting on the carriers and no net movement, as indicated by the constant Fermi energy \( \varepsilon_F \). The energy band diagram in Fig. 4b shows that, at the maximum power point, the Fermi energy splits into two quasi-Fermi energies, as a consequence of the excess concentration of carriers generated by the one-sun illumination. Although indistinguishable in the graph, a very small gradient of the quasi-Fermi energies drives electrons to the left and holes to the right. The reason for such directional flow of the two charge carriers can be seen in Fig. 4c, which shows that the electron conductivity is orders of magnitude higher than the hole conductivity on the left (the n region), and the hole conductivity much higher than the electron conductivity on the right (in the p region). The predicted conversion efficiency of this solar cell is 21.1% (\( V_{oc} = 643 \text{mV}, \text{J}_{sc} = 39.3 \text{mA cm}^{-2}, \text{FF} = 83.6\% \)), neglecting any series or shunt resistance effects. A loss analysis at the point of maximum output power (\( \text{J}_{mpp} = 565 \text{mV}, \text{V}_{mpp} = 37.4 \text{mA cm}^{-2} \)), is shown in Fig. 5. Although hypothetical, this example is representative of real devices, and it indicates that output power is limited by recombination at the rear metal contact and in the absorber region, with the front phosphorus diffusion, and its surface also causing significant losses.

2.2. Typical fabrication process

In the photovoltaic industry today, most solar cells are fabricated from boron-doped p-type crystalline silicon wafers (Fig. 3), with typical sizes of 125 × 125 mm² for monocrystalline silicon (pseudosquare) and 156 × 156 mm² for multicrystalline silicon (square), and a resistivity of about 1 Ω cm. Monocrystalline silicon wafers are wire-cut from silicon ingots, grown using the Czochralski process, whereas multicrystalline wafers are cut from cast silicon blocks. Wire-cutting traditionally uses slurries, but in recent years diamond-coated wires have increasingly been used for this purpose, enabling cutting speeds six to eight times faster, and are expected to become the dominant wafering technology. The thickness of the cut wafers is typically 180 μm, with a trend towards thinner wafers during the last 15 years. The kerf loss is typically on the order of 100 μm, representing an important cost factor.

Silicon solar cell manufacturing typically starts with chemical etching and surface texturing of the wafers. Usually, texturing is achieved by immersion of the wafers in a wet chemical bath, yielding identically textured surfaces at the front and back surfaces. The same step also removes several μm of damaged material resulting from the wire sawing. Potassium hydroxide (KOH) etching of (100)-oriented monocrystalline silicon wafers is anisotropic and results in randomly sized square pyramids with (111) faces, which reflect and refract the incident light at oblique angles, resulting in excellent antireflection and light-trapping properties. Texturing of multicrystalline silicon, which has grains of many different orientations, requires isotropic wet etching, usually based on acidic solutions. The reflectance of multicrystalline wafers after acidic texturing is higher than that of monocrystalline silicon after alkaline texturing. However, after deposition of an antireflection coating and encapsulation under glass in the module, the total photogeneration in a multicrystalline cell can reach 99% of that in a monocrystalline cell.

For multicrystalline wafers, various types of submicron texture have been proposed to further improve reflectance. Very good results have also been reported using plasma texturing.

After surface texturing (particularly after alkaline etching), the wafers need to be cleaned. Several strategies that usually include at least two steps are possible. First, a chemically oxidizing agent, e.g., an acidic peroxide solution, forms an oxide that “encapsulates” potentially harmful impurities present on the surface. Following rinsing in de-ionized water, the oxide is stripped off in a reducing chemical, usually hydrofluoric acid, which yields relatively inert (111) surfaces with hydrogen termination. The wafers are now ready for dopant diffusion, usually phosphorus, for the typical p-type silicon wafer, or boron, if an n-type wafer is used.

Diffusion is usually performed in high-temperature quartz furnaces by exposing the wafers to a gaseous environment containing the phosphorus atoms, typically nitrogen saturated with phosphorus oxychloride (POCl₃). A small amount of oxygen is also introduced in the furnace so that a phosphorus–silica glass is grown on the wafer surfaces. It is from this glass that the actual diffusion of the dopant atoms into the silicon wafer takes place. Typical diffusion temperatures range from 760 to 850 °C for phosphorus, and slightly higher for boron. As the doping process is not selective, a diffused region is also formed on the rear and at the edges of the wafer and needs to be subsequently etched off. Typically, the sheet resistance of the resulting n⁺-type layer is in the 50–100 Ω cm⁻¹ range. Following diffusion, the phosphorus–silica glass is etched in hydrofluoric acid; at this point it is possible to also etch a very small amount of silicon to fine-tune the sheet resistance.
The primary purpose of forming a diffused region is charge separation. The n-type layer at the front surface functions as an electron-selective contact, or electron transport region, by making the concentration of electrons much higher than that of holes, that is, by creating a large asymmetry between the conductivities for electrons and holes (see Fig. 4c). It would seem desirable that the concentration of phosphorus be as high as possible (the maximum electrically active concentration in silicon is about $3 \times 10^{20}$ cm$^{-3}$). However, such a high carrier concentration triggers detrimental electronic effects, including band gap narrowing and three-particle Auger recombination, which draws holes into the n$^+$ region and thus reduces the selectivity of the contact, that is, its ability to “block” holes. Excess phosphorus can form precipitates, which may cause additional recombination. Auger, and possibly Shockley–Read–Hall, recombination not only limits the achievable voltage, but also reduces the blue response of the solar cell. As a second function of the n$^+$ layer is to connect the wafer absorber region to a metal electrode. To achieve a sufficiently low contact resistance between the metal and the semiconductor, a high concentration of phosphorus (typically in the $1 \times 10^{20}$ cm$^{-3}$ range) is required to promote quantum-mechanical tunneling across a thin potential barrier that arises as a consequence of the different work functions (electrochemical potentials) of the two materials. The prevalent approach in industry is to implement a phosphorus diffusion with a high surface concentration to achieve a low contact resistivity, which is very shallow to reduce absorption of ultraviolet and blue light and thus maintain a reasonable blue response; typically, the junction depth is between 0.2 and 0.3 μm below the surface. Such diffusion is susceptible to surface recombination losses, and a passivating insulator is usually deposited to suppress such losses. Since the metal contact is restricted to about 5% of the front surface, the diffused region must also provide lateral transport of the collected electrons towards the metal fingers that form the front electrode. The trade-off between the competing factors of carrier separation, bulk and surface recombination and lateral current transport makes the optimization of the front dopant diffusion quite complex, as discussed below in greater detail.

Phosphorus diffusion offers the additional advantage of impurity gettering. Briefly, gettering is the process where transition metals like iron, nickel, chromium, etc. diffuse from the bulk of the wafer towards the phosphorus diffusion. Once they are in the highly doped n$^+$ surface region, these impurities are no longer harmful to device operation. This means that relatively impure, and thus cheaper, wafers can be used, making the complete cell process more cost effective. Phosphorus gettering has undoubtedly enabled the development of multicrystalline silicon solar cells.

Wafers are subsequently covered by an antireflection coating with a high transparency across the visible and infrared regions of the spectrum. The refractive index of the coating should be the geometric mean of the refractive indices $n$ of glass ($n \approx 1.5$) and silicon ($n \approx 4$ in the visible), while its optical thickness dictates the wavelength at which minimum reflection occurs, which for terrestrial application is preferentially set around 600 nm. Hydrogenated amorphous silicon nitride (thickness $\approx 75$ nm, $n \approx 2$ in the visible), often just called silicon nitride, deposited by plasma-enhanced chemical vapor deposition at intermediate temperatures (about 400 °C) has been very successful for this purpose. Like the phosphorus diffusion, this layer has multiple functions. In addition to its antireflective properties, silicon nitride provides very efficient passivation of the phosphorus-doped surface. Combined with a moderately doped n$^+$ diffusion (sheet resistance of about $100 \Omega \ \square^{-1}$), it can result in low recombination current densities of 100 fA cm$^{-2}$ or less. Such excellent passivation is due mainly to hydrogen termination of silicon dangling bonds at the surface. In addition, silicon nitride layers contain a high positive fixed charge density (about $10^{12}$ elementary charges per cm$^2$), which further increases the concentration of electrons and decreases that of holes at the surface, resulting in a reduced statistical probability of recombination, according to the Shockley–Read–Hall model. Hydrogenated silicon nitride has an added beneficial effect for multicrystalline silicon wafers, as the hydrogen contained in these films is released into the silicon wafer during the so-called contact firing step at the end of the cell process. The beneficial effect of hydrogenation on defective silicon was already established in 1980. Firing of the front metal contact through the silicon nitride layers has proven to passivate defects in multicrystalline silicon wafers very effectively, and it complements the prior POCl$_3$ gettering step. In the modelling presented in Fig. 5 a minority-carrier lifetime of 100 μs was assumed, but much longer carrier lifetimes have been achieved, thanks to the combined effects of gettering, hydrogenation, and improved ingot growth technologies.

The front side is finalized by screen printing over the antireflection coating an array of silver finger gridlines (width 50–100 μm) usually connected by several busbars and, on top of the busbars, copper–tin stripes (width 1–2 mm). The screen printing paste contains a binder material (glass frit) that dissolves the metal powder, reacts with the silicon nitride and wets the silicon surface during high-temperature firing. During cooling, silver particles precipitate and adhere to the surface of the silicon wafer. It is critical to minimize shading, by reducing the width of the grid lines, in order to maximize the short-circuit current, but there is a trade-off between shading and resistive losses that needs to be optimized. Minimization of the metal/semiconductor contact fraction is critical to achieve a high voltage (see Fig. 5), but the contact fraction needs to be balanced against an increased contact resistance loss.

During the same firing-through step, the back contact is also formed. Usually a screen-printed aluminum paste is applied over the full back surface of the wafer. During firing, the aluminum forms a eutectic melt with silicon, consuming a similar amount (about 5–20 μm) of silicon. This fully melts and compensates (over-dopes with aluminum) the parasitic n-type region formed at the rear during phosphorus diffusion. During cooldown, a heavily aluminum-doped p-type epitaxial silicon layer forms near the rear surface of the wafer. In addition, this p-type region acts as a hole-selective contact to the p-type silicon absorber. Similar to what was observed above about the
n’ region, it would be desirable to implement a very high concentration of aluminum dopant atoms (hence of holes), but the solubility of aluminum in silicon is limited to about \(1 \times 10^{19}\) cm\(^{-3}\). The selectivity of this contact region in terms of blocking electrons is limited by heavy-doping effects such as band gap narrowing\(^{114,115}\) and Auger recombination,\(^{116}\) whereas impurity and carrier-carrier scattering, which limit the minority-carrier mobility, are beneficial in this instance. The eutectic mix that remains on the wafer makes it impossible to apply dielectric coatings to passivate the wafer surface, unless it is etched off. This can lead to high recombination losses, as shown in Fig. 5. To keep minority electrons from reaching the rear metal/silicon interface, a thick p’ layer is used, so that the total conductance (conductivity divided by distance) for the electrons is low. Optimized aluminum-doped regions can reach a recombination current parameter \(J_0\) of about 500 fA cm\(^{-2}\), but a value of 1000 fA cm\(^{-2}\) is more typical. The latter can be expressed in terms of an effective surface recombination velocity of about 1000 cm s\(^{-1}\) (note that, for a given aluminum-doped region, the surface recombination velocity scales inversely with the dopant concentration of the wafer, in low injection). The aluminum also acts as a back reflector, albeit a poor one\(^{118,119}\) (that is made even worse by the alloying process), reflecting back into the silicon absorber a fraction of the infrared light that has not been fully absorbed during the previous passage through the silicon wafer.\(^{120}\) Silver-paste strips are usually printed on the rear to enable soldering to the copper interconnects, which “string” the front grid of one cell to the back contact of the neighboring cell in a module. Finally, the parasitic phosphorous diffusion present at the edges is removed by laser scribing around the perimeter of the wafer.

Next, each solar cell is individually measured and sorted according to efficiency and current. The latter is of extreme importance, as cells are connected in series to form strings, which requires that each individual cell contribute an identical current. The module is finished by encapsulating the solar cell strings between a front glass plate and a polyethylene terephthalate (PET) or tedlar/PET/polyamide (TPA) back sheet by means of a lamination process that includes melting of an ethylene vinyl acetate (EVA) sheet.

Industrial silicon solar cells fabricated with the process scheme described here, or variations of it, typically deliver efficiencies of up to 19.5% for monocrystalline and up to 17.8% for multicrystalline substrates.\(^{121}\) Advances in module technologies, including the use of antireflection coatings on the outer glass, result in cell-to-module power ratios close to 100%.\(^5\) Nevertheless, the frame, interconnection and other losses cause module efficiencies to be typically 1.5–2% lower than the cell efficiencies.

The great simplicity and robustness of multicrystalline silicon technology explains its current dominance in the photovoltaics market, with a share of about 56%.\(^{122}\) However, over the past years, the price of silicon has dropped significantly, while its electronic quality has improved.\(^6\) As a consequence, monocrystalline silicon has become increasingly attractive for solar cell fabrication, with a current market share of about 35%. To fully exploit the benefits of such higher quality material, more sophisticated device designs and fabrication processes are needed. To guarantee overall lower $/Watt values, compared to multicrystalline technology, such processes should remain cost effective and deliver high efficiency.

3. Increasing the efficiency of silicon solar cells

3.1. Selective front diffusions

A good strategy to improve the performance of industrial silicon solar cells is to address step-by-step the individual limitations of the classic technology. A first modification is the decoupling of the requirements of the front diffused region in terms of carrier collection and, on the other hand, high voltage and good contact. As described in Section 2.2., this region is usually very thin, moderately doped and surface passivated, to ensure a high quantum collection efficiency. On the other hand, a high dopant concentration is usually needed to guarantee good contact formation by screen printing. In addition, a deep and highly doped diffusion is desirable to reduce recombination in the fraction of the front surface contacted by the metal grid. Selective diffusion (also called selective-emitter) technology resolves this trade-off by featuring a lowly doped region between the metal fingers, while creating a high doping level just below the fingers. Several approaches have been proposed for the fabrication of such structures, including selective diffusion, ion implantation and laser doping processes.\(^{124–129}\)

3.2. Localized back contacts and dielectric back surface passivation

As mentioned above, aluminum-doped regions help to control recombination near the rear metal/semiconductor surface, but they are not ideal from the recombination or optical point of view.
Emitter, Rear Totally diffused),1,130 local contact openings (Passivated Emitter, Rear Locally-doped) or PERT (Passivated optical benefits. In this approach, which is commonly referred to silicon surfaces to form silicon oxide,28 which can yield very low achievable with insulating films. Arguably the best known interface state densities, 133 combined with a level of charge-

Because of that, deposited films are generally preferred in step can add cost and complexity to solar cell fabrication. 132,133 Free-

significantly benefits from the presence of a low refractive index material between the metal and the silicon wafer.132,133 Free- carrier absorption in the classic, uniform p+ aluminum-doped region is also avoided.

But the greatest benefit from the localized contact approach comes from the superior control of surface recombination achievable with insulating films. Arguably the best known among such films is created by high-temperature oxidation of silicon surfaces to form silicon oxide,2,26 which can yield very low interface state densities,133 combined with a level of charge-assisted passivation.26 Although resulting in low surface recombination velocities, high-temperature thermal oxidation can deteriorate the bulk carrier lifetime due to dissolution of impurity clusters in the multicrystalline material.134 Even if intelligent process sequencing to maximize phosphorus gettering can be used to circumvent the problem, a second high-temperature step can add cost and complexity to solar cell fabrication. Because of that, deposited films are generally preferred in industry to achieve passivation of the rear surface. Hydrogenated amorphous silicon nitride, commonly used at the n+ front, is unsuitable for rear surface passivation in actual solar cells: even though good surface passivation can be obtained on p-type surfaces,1,135 the presence of such a layer at the rear in solar cells causes undesired shunting at the local rear contacts.136

The search for a suitable dielectric to passivate p-type silicon surfaces has been increasingly intensive since the early 2000s.27,137–141 A breakthrough came with the advent of aluminum oxide, which is a negative fixed-charge dielectric,29,40 essentially avoiding the shunting path caused by silicon nitride in locally contacted solar cells. Such films show a very high negative fixed-charge density (around 1013 cm−2),27 strongly attracting holes to the surface and thus creating a p+ accumulation layer, which helps to suppress electron recombination at the rear surface. Aluminum oxide layers can be deposited with a variety of techniques, including atomic layer deposition,39,40 plasma-enhanced chemical vapor deposition,142,143 atmospheric pressure chemical vapor deposition,141 and sputtering.145 As most of the charges are located very close to the silicon surface, these layers can be kept very thin (a few nanometers), although they are usually capped with a thicker silicon nitride146 or silicon oxide147 layer to improve internal optical reflection in the device. In case no blanket metallization is applied, the developed cells can be used for bifacial applications.70,146 Importantly such stacks can be engineered to withstand contact firing.149–151 To fully exploit the benefit of dielectric-layer integration at the rear of solar cells, it may be desirable to polish the rear side of the silicon wafer.101,154–156 As aluminum oxide is an excellent passivation layer for p-type surfaces, very successful results have also been reported integrating this dielectric at the front, boron-diffused region of n-type solar cells.157

The idea of restricting the contacts to lines or points, while passivating most of the surface with an insulator was applied in 1989 to the rear undiffused side of p-type silicon solar cells in ref. 19 (line contacts, silicon nitride passivation) and in ref. 158 (point contacts, silicon oxide passivation) for small laboratory devices. By adapting and scaling up such concepts, the photovoltaic industry is currently developing similar cell designs.153 A record industrial partial rear contact (PERC/PERL) solar cell on p-type silicon wafers was recently announced by Trina Solar, China, reaching an independently certified efficiency of 22.13% (see Table 1).12,315

3.3. Metallization

The screen-printed silver pastes typically employed by industry need to be subjected to a contact firing step. Besides ensuring a low contact resistance between the metal and the diffused n-type region underneath, the conductivity of the printed lines improves during firing, but remains, nevertheless, higher than that of pure metal lines. This can be resolved with metal plating.159–161 Thanks to the improved line conductivity and the different patterning technique, narrower and taller lines can be fabricated, reducing shading losses. Copper is often the metal of choice, offering attractive cost advantages. Another advantage of this approach is that it circumvents the firing-stability.
constraint for dielectric passivation layers. High-performance firing-free devices have been reported that exploit firing-incompatible passivation approaches, such as the use of hydrogenated amorphous silicon as rear surface passivating film, and hybrid devices featuring a homojunction front contact and a heterojunction rear contact. Despite these developments, an important breakthrough with direct industrial impact will be the development of a full-area hole-selective passivating rear contact that can withstand the contact firing process.

3.4. Wafer crystallinity and conductivity type

In recent years, significant progress has been made in the casting of multicrystalline silicon ingots. Relatively small grain sizes can better accommodate the stress associated with crystallization, thus reducing the density of dislocations inside the grains. This is of great importance, as dislocations are strong recombination sites. Moreover, dislocation-rich regions are relatively unresponsive to gettering and hydrogenation treatments. The use of this material, called high-performance multicrystalline silicon, is becoming pervasive and is partly responsible for the improved performance now achieved with multicrystalline silicon solar cells. Monocrystalline silicon is capable of even higher performance, and further gains may be obtained by changing its conductivity type. As has already been pointed out, p-type wafers have historically dominated over n-type wafers. This choice could also be argued to be beneficial from a performance perspective, as the mobility of the minority carrier in the absorber wafer region (i.e., electrons) is about a factor of three higher than that of holes in n-type wafers. This yields much longer diffusion lengths for wafers with identical carrier lifetimes. However, the comparison between p-type and n-type silicon is frequently done at constant resistivity. If the comparison is instead made at equal dopant concentration (which is more meaningful in terms of achievable device voltage), then the Auger limit to the lifetime is higher for p-type crystalline silicon than for n-type crystalline silicon. In practice, for wafers with comparable dopant and defect concentrations, the carrier lifetime of n-type silicon is usually much higher than that of p-type silicon. One reason for this is that typical carrier lifetime killers in silicon are transition metals, which generally have much larger carrier capture cross sections for electrons than for holes. A second reason is that a significant oxygen concentration is usually present in Czochralski-grown silicon, which is known to lead to the formation of a boron–oxygen complex under light exposure or excess carrier injection, with a subsequent degradation of the minority-carrier lifetime. In comparison, the minority-carrier lifetime of n-type silicon is not affected by the presence of oxygen, and the Czochralski method can be used to grow high-quality ingots.

Despite these factors, p-type silicon remains the material of choice for the photovoltaic industry. An important reason for this is to be found in the solidification of silicon from its molten state. Boron has a segregation coefficient close to 1, which results in a small variation of its concentration along the silicon ingot and a relatively tight distribution of wafer resistivity. In contrast, phosphorus has a low segregation coefficient that results in a strong variation of wafer resistivity along the ingot (approximately a factor of 10). Although not insurmountable, it is an obstacle for industrial processes and device designs with tight wafer resistivity specifications.

Yet another reason for the predominance of p-type silicon is the relative simplicity and proven expertise of implementing the thermal diffusion of phosphorus to form the p–n junction on a p-type wafer, compared to the relative novelty and higher temperature of boron diffusion. The traditional n’pp’ firing-through process sequence described in Section 2.2. cannot easily be transferred to n-type wafers. The p’nn’ device structure corresponding to the latter requires both boron and phosphorus diffusions, since an n-type dopant element (donor) that may be alloyed to silicon does not exist. This issue was recently circumvented in a 22.5% device featuring an n’np’ structure, where the p’ region was located at the rear, and where contact firing was replaced by low-temperature copper-plated metallization.

Despite this, the principal advantage of n-type silicon over p-type in terms of resilience to metal contaminants is largely wiped out by the gettering action of the phosphorus diffusion and the aluminum alloying. In this context, the possibility to make high-efficiency diffused-junction solar cells from p-type silicon wafers was recently further underlined by Trina Solar, China, announcing efficiencies of 22.13 and 21.25%, using p-type monocrystalline and multicrystalline wafers, respectively (Table 1). There remains the light-induced degradation caused by boron–oxygen complexes, but a cure for the defect seems to have been found, possibly linked to the introduction of hydrogen into the wafer. The use of alternative p-dopants, such as gallium, may be a strategy to circumvent this degradation issue, provided that homogeneous doping through a full ingot can be established. In either case, the use of high-lifetime wafers with classic device structures such as the so-called aluminum back surface field solar cell would only marginally improve device performance. To better exploit the merits of n-type wafers motivates the introduction of alternative device architectures, of which the two most archetypical are the interdigitated-back-contact solar cell and the heterojunction solar cell.

Finally, as described in Section 2.2, monocrystalline and multicrystalline wafers are obtained from a wire-cutting process, with a typical associated kerf loss of about 100 μm per cut wafer. This explains the quest for “kerf-less” crystalline silicon technologies, including silicon ribbon growth, film (re-)crystallization, and silicon epitaxial growth, possibly combined with lift-off, controlled spalling or other techniques to detach thin silicon absorbers from a thicker substrate or growth template. Several strategies have been developed to increase light coupling in ultra-thin silicon (< 50 μm) and fabricate solar cells from such material. In particular Solexel's 239.7 cm² cell using 35 μm-thick silicon delivered a remarkable power conversion efficiency of 21.2%.11

4. Archetypal high-efficiency concepts

4.1. Interdigitated-back-contact solar cells

Whereas the very first crystalline silicon solar cell, developed at Bell Labs, USA, featured already a back-contact architecture,
the modern interdigitated-back-contact (IBC) cell originally envisioned for applications under concentrated illumination has its origins in the late 1970s. The first successful commercialization was by SunPower, with a device architecture derived from earlier work at Stanford University. With its most recent technological improvements, SunPower has demonstrated an efficiency of 25.2% under one-sun operation. A SunPower module has achieved a 22.8% conversion efficiency, which is the current world record for a large-area crystalline silicon photovoltaic module (15739 cm² aperture area); a smaller module with a 778 cm² designated illumination area by UNSW reached an efficiency of 22.9%, see Fig. 1).

An important factor for this high performance is the fact that IBC cells achieve high short-circuit currents by completely eliminating metal grid shading at the front surface (Fig. 7). In the IBC design, both electron and hole collection occur at the rear side of the device. This permits a high degree of freedom in the optical and electronic design of the front side of the cell, evidenced by a short-circuit current density as high as 41.33 mA cm⁻² for the record IBC cell. Front surface passivation, for example by silicon oxide in combination with silicon nitride as an anti-reflection layer, can be complemented by a lightly diffused n-type layer, which suppresses the concentration of holes near the pyramidal textured surface. Other possibilities for maximizing light coupling into the wafer include the use of black silicon as a broadband antireflection coating, and multiscale surface texture. Nevertheless, it is essential that such optical schemes be compatible with high-quality surface passivation.

In a possible fabrication sequence, boron diffusion is applied to part of the back surface to selectively transport holes. In the remaining part of the back surface, phosphorus is locally diffused to selectively collect electrons. Hence the cell structure consists of alternating, or interdigitated, stripes of n-type and p-type doped regions. Optimization of the widths of the stripes is essential for effective carrier collection and depends on the carrier diffusion length and on the recombination properties of the phosphorus- and boron-doped regions. Since electron mobility is approximately three times higher than hole mobility in moderately doped silicon, some IBC structures favor a one-dimensional flow to holes, by covering a larger fraction of the rear side (for example, around 75%) with a p⁺ region. This also reduces the buildup of hole concentration at the front surface, which would exacerbate recombination there. Electrons flow mostly laterally towards the n⁺ rear stripes, not only through the n-type wafer, but also through the front n⁺ diffusion, when present. Nevertheless, the IBC cell structure needs to be specifically optimized for a given set of recombination and transport properties.

A thin insulating layer is used to passivate the back surface of the wafer. Electrical contact is made by metal stripes through local openings etched into the passivation layer. The metal stripes are aligned to the doped regions but they are slightly narrower, to avoid overlap with neighboring stripes, which would cause a shunt. The openings must be large enough to extract current with minimal contact resistance losses and small enough to minimize recombination losses caused by the direct contact of the metal to the silicon. A high fill factor of 82.7% was achieved for the record IBC cell, despite its large area, with this local contact design. A significant advantage of placing both metal contacts at the rear is that they can be optimized without having to trade off resistance for shading. The metal stripes can, in fact, almost fully cover the rear surface, and thus simultaneously act as a back reflector. The thin dielectric layer between the silicon and the metal stripes helps to minimize parasitic plasmonic absorption of infrared light in the metal layer.

An alternative to minimizing the contact area between the doped silicon and the metal stripes is to incorporate passivating contacts based on doped polysilicon layers, which can relax those requirements. With an open-circuit voltage of 737 mV, the record IBC cell demonstrates remarkable bulk lifetime, surface passivation and contact passivation. However, in terms of open-circuit voltage, silicon heterojunction technology can provide even better performance.

### 4.2. Silicon heterojunction solar cells

The silicon heterojunction (SHJ) solar cell was pioneered in the early 1990s by Sanyo (acquired in 2010 by Panasonic) and has been commercialized under the HIT trademark (heterojunction with intrinsic thin layer). Using this concept, Kaneka, Japan, has recently achieved a cell efficiency of 25.1%. Panasonic’s HIT technology now yields commercial module efficiencies approaching 20%. In 2014, Panasonic demonstrated a new world record efficiency of 25.6% by combining their HIT technology with the IBC concept. The approximate current density–voltage characteristics of this record cell are compared to the ideal, Auger-limited, solar cell in Fig. 2. The ideality factor and series resistance values for the simulated IBC HIT cell in Fig. 2 were chosen so as to replicate the experimentally measured fill factor of 82.7%. As can be seen in Fig. 2, Jₚ and Vₚ of the record cell are lower than the ideal values, but the largest difference with the ideal limit occurs at the maximum power point. Whereas in the intrinsic limit case the low ideality factor of n = 0.675, typical of Auger recombination in high injection, leads to a very high FF = 89.3%, other recombination mechanisms (probably at the surfaces) at the lower injection conditions of maximum power, or series...
resistance effects, prevail in the HIT cell and place a cap on the FF.\textsuperscript{270} In the following we focus on the original two-side contacted silicon heterojunction solar cell.

The silicon heterojunction concept is based on two critical innovations. First, it makes use of a thin hydrogenated amorphous silicon layer to achieve excellent surface passivation.\textsuperscript{42,43,45} To ensure such passivation, it is critical that deposition processes be tuned to obtain atomically sharp interfaces between the wafer and buffer layers, devoid of any unintentionally grown epitaxial silicon.\textsuperscript{219–222} Second, this thin passivating film is inserted underneath the electron-selective and hole-selective contact layers,\textsuperscript{14} yielding virtually recombination-free surfaces, even for the areas contacted by the metal electrodes (Fig. 8). This translates into a very high open-circuit voltage,\textsuperscript{223} with values as high as 750 mV, obtained by Panasonic for a two-side-contacted cell with an efficiency of 24.7%.\textsuperscript{218} Note that the theoretical, Auger-limited open-circuit voltage for a wafer with similar thickness (\textasciitilde 110 \textmu m), is 761 mV,\textsuperscript{17,224} underlining the remarkable passivation achieved with this technology.

The fabrication process sequence starts with surface texturing and cleaning, followed by passivation of both sides of the silicon wafer with a thin layer of intrinsic hydrogenated amorphous silicon.\textsuperscript{46} These films are usually deposited by plasma-enhanced chemical vapor deposition and measure only about 5 nm in thickness.\textsuperscript{225–227} These films can be considered the “heart” of the silicon heterojunction solar cell, as they yield very effective passivation, while simultaneously being transparent for charge carrier transport. As a consequence, their electronic\textsuperscript{228–231} and microstructural\textsuperscript{232,233} properties as well as their deposition processes\textsuperscript{234–238} have been extensively studied. Rather than relying on dopant diffused regions of the same material (crystalline silicon) to separate the charge carriers, in silicon heterojunction technology such separation is achieved by a combination of doping and use of a wider band gap material, producing nearly ideal carrier-selective contacts. To form these, doped amorphous silicon layers with thicknesses of about 10 nm are deposited on top of the intrinsic layer. Boron is used as a dopant to obtain a p-type layer for transporting the holes, and phosphorus is used to obtain an n-type layer for conducting the electrons. Both dopants are incorporated into the films by adding relevant precursor gasses during film deposition, such as trimethylboron and phosphine. Direct deposition of the doped layers on the crystalline silicon surface degrades passivation, as dopant incorporation generates a significant amount of recombination-active defects in amorphous silicon, explaining the need for intrinsic buffer layers in this technology.\textsuperscript{239,240} The doped layers may alter the surface passivation when deposited on the intrinsic buffer layers because they can change the carrier concentrations inside the wafer (this is evidenced in Fig. 9 by a bending of the energy bands in equilibrium).\textsuperscript{241} Interestingly, the silicon heterojunction process sequence can be easily applied to either n-type or p-type wafers,\textsuperscript{242} with n-type wafers delivering slightly higher efficiencies due to the fact that such surfaces are usually easier to passivate than their p-type counterparts, as discussed above. With this technology it is also fairly straightforward to change the polarity of the device.\textsuperscript{16,162,243,244} Due to the asymmetric band offsets at the amorphous/crystalline silicon interface, holes usually face a larger barrier than electrons, potentially hindering efficient carrier collection (see Fig. 9).\textsuperscript{245,246}

Full-area contacts are formed by sputtering an indium tin oxide transparent front electrode. As the lateral conductivity of the doped amorphous silicon films is relatively poor, lateral current transport to the metal fingers needs to be provided by the transparent conductive oxide film, requiring a relatively low sheet resistivity of about 50–100 \textOmega \textperiodcentered \textperthinspace m\textsuperscript{2}, similar to that of a

\begin{figure}[h]
\centering
\includegraphics[width=0.5\textwidth]{fig8}
\caption{Schematic of the components of a silicon heterojunction cell. The front and rear surfaces of the n-type silicon wafer are passivated by an intrinsic hydrogenated amorphous silicon layer. Contact to holes and electrons is established by subsequently depositing a boron-doped p-type and phosphorus-doped n-type hydrogenated amorphous silicon on the front and rear respectively. Lateral transport of holes at the front to the silver finger grid is achieved employing an indium oxide-based transparent electrode which simultaneously acts as antireflective coating. A transparent conductive oxide is also employed at the back side to minimize parasitic plasmonic absorption in the silver back reflector.}
\end{figure}

\begin{figure}[h]
\centering
\includegraphics[width=0.5\textwidth]{fig9}
\caption{Energy band diagram of a silicon heterojunction solar cell in equilibrium showing the valence band offset at the interface between the n-type crystalline silicon (n-c-Si) absorber and the intrinsic hydrogenated amorphous silicon passivation layer (i-a-Si:H). Representative values were used for the modelling of the curves with the program PC1D\textsuperscript{66} (n-type wafer doped with \(1 \times 10^{15}\) cm\textsuperscript{-3} electrons, amorphous silicon with a band gap of 1.8 eV, and electron and hole concentrations of \(1 \times 10^{19}\) cm\textsuperscript{-3} for n-type and p-type amorphous silicon respectively; for indium tin oxide (ITO), a band gap of 3.3 eV and an electron concentration of \(1 \times 10^{23}\) cm\textsuperscript{-3} were chosen). Layer thicknesses along the horizontal axis are not to scale, for readability. In particular, the depletion region extends about 1.5 \textmu m into the crystalline silicon wafer.}
\end{figure}
typical diffused region in classic crystalline silicon solar cells. Thanks to its low refractive index of about 2, this layer is also well suited as an antireflection coating (sometimes in conjunction with a second layer of magnesium difluoride to further minimize reflection losses). The transparent conductive oxide is also important to guarantee a sufficiently low contact reactivity, explaining its use at the rear side as well. There, it also helps to reduce parasitic plasmonic absorption of light at the silver back contact, in case this metal is deposited as a blanket layer. The cells are finalized by screen printing a silver finger and busbar grid on the front side; copper-plated metallization is an attractive alternative.

Compared to the IBC concept, which produces a current density of 41.8 mA cm$^{-2}$, the silicon heterojunction cell from Kaneka, featuring contacts on opposite sides, delivers a slightly lower short-circuit current density of 40.8 mA cm$^{-2}$. These losses are caused not only by grid shading, but also by parasitic absorption in the window layers. Optical losses at the front and back surface of silicon heterojunction cells were analyzed in detail in ref. 227 and 250. At the front side, parasitic absorption in the doped and intrinsic amorphous silicon layers with a relatively narrow band gap of about 1.8 eV represents the main contribution to current losses in the blue and ultraviolet part of the spectrum. In the red and infrared part of the spectrum, current is lost mainly through free-carrier absorption in the front and back indium tin oxide electrodes as well as through parasitic plasmonic absorption in the silver back reflector.

Several approaches to improve the short-circuit current of silicon heterojunction cells have been explored, including the replacement of the doped amorphous silicon layers by wider band gap hydrogenated amorphous silicon oxide or silicon carbide layers, or by replacing the indium tin oxide with higher mobility transparent conductive oxides such as hydrogen-doped indium oxide, tungsten-doped indium oxide, cerium-doped hydrogenated indium oxide, and amorphous indium zinc oxide. While such transparent conductive oxides clearly lead to an increase in the current density, the use of hydrogenated amorphous silicon oxide or silicon carbide often results in a reduced fill factor, and neutralizes the gains in short-circuit current. In general, fill factor losses related to transparent conductive oxides are due to a suboptimally matched work function, or to increased sheet or contact resistances between the transparent conductive oxide and the doped amorphous silicon layers.

Transparent conductive oxides typically exhibit n-type conductivity and consequently readily form an Ohmic contact to n-type hydrogenated amorphous silicon. As p-type transparent conductive oxides suffer from relatively low hole mobilities caused by the large effective hole mass of most oxides, contact to p-type amorphous silicon is also commonly established with n-type transparent conductive oxides. This recombination junction requires a relatively high carrier concentration in the oxide at least near the interface with p-type amorphous silicon to enable tunneling of carriers across the interface and avoid fill factor losses. The deposition process for transparent conductive oxides, such as sputtering, may also lead to undesired performance losses. These combined factors motivate the engineering of gently deposited, well-tuned transparent conductive oxides, possibly as multi-layer stacks.

An alternative approach has made use of a perforated insulating magnesium difluoride layer between the amorphous silicon and transparent indium oxide back electrode, which improves the infrared response significantly as the reflection is increased due to higher refractive index contrast. Finally, conformal atomic layer deposition of transparent conducting oxides on black silicon has been demonstrated, possibly offering optical advantages. It remains to be seen whether similarly conformal amorphous silicon layers can be produced, yielding efficient devices.

5. Emerging concepts and technologies

5.1. Passivating contacts

As discussed in the previous sections, passivating the surfaces of the silicon wafer is key to achieving high performance. Ultimately, such passivation should extend to underneath the metal contacts, but, given that most passivating materials are insulators, simultaneously suppressing surface recombination and conducting electrical current is challenging. Silicon heterojunction technology has achieved this, thanks to its use of a semiconductor, intrinsic hydrogenated amorphous silicon, instead of an insulator as the passivating layer. These contacts are somewhat similar to the so-called SIPOS approach – essentially a mixture of microcrystalline silicon and silicon dioxide – which demonstrated $V_{oc}$ values of 720 mV in the mid-1980s. The latest IBC cells from SunPower also incorporate an undisclosed passivating contact, yielding open-circuit voltages of up to 737 mV. In this section we describe other possibilities that are based on the use of passivating interlayers thin enough to permit quantum-mechanical tunneling.

The idea of using an ultra-thin layer of silicon oxide between metal and semiconductor was exploited in early metal insulator semiconductor (MIS) solar cells and subsequently applied to devices that had an n–p junction (MINP). The use of an ultra-thin film of aluminium oxide deposited by atomic layer deposition onto a phosphorus-diffused region has recently been found to increase the open-circuit voltage by 15 mV, at the expense of a tolerable increase in contact resistance. Another recent development is an enhanced MIS approach, in which the chemical passivation afforded by a thermal silicon oxide tunnel layer is enhanced by hydrogen originating from a hydrogenated amorphous silicon layer that is carefully alloyed with aluminium. This enhanced MIS contact has been applied to the back side of p'nn' solar cells, which achieved a 21% efficiency.

Even more effective is to place a 1.2 nm-thick silicon oxide layer underneath a 30 nm-thick doped polymeric crystalline (or mixed amorphous/crystalline) silicon film to form what in bipolar transistor technology has been called a polysilicon contact. The thin interlayer can be formed by low-temperature thermal oxidation, immersion in a chemical bath, or by ozone treatment.
Selective tunnelling of one type of carrier through the oxide film is required for effective current transport, explaining the need for accurate control of the oxide thickness. The silicon layer is usually deposited by plasma-enhanced chemical vapor deposition, either directly as polycrystalline silicon or as hydrogenated amorphous silicon. Frequently a dopant (phosphorus or boron) is incorporated in situ, alternatively, it can be subsequently introduced by ion implantation, thermal diffusion from a gaseous source or from a doped oxide. In all cases, the dopant is activated at a temperature in the range of 800–900 °C, which partially crystallises the initial amorphous silicon layer. Lastly, a hydrogenation treatment, either from a plasma or from annealing in forming gas (i.e. a mixture of nitrogen and hydrogen), is used to further reduce interface recombination. The high temperatures used to form polysilicon contacts makes them, in principle, compatible with the firing-through of a screen-printed front metal grid, although it is still unclear if such a process may be applied to the thin polysilicon layer itself. The performance achieved by phosphorus-doped polysilicon contacts is similar to that achieved by the silicon heterojunction technology in terms of recombination current density, which can be as low as $J_{sc} \approx 1-10 \text{ fA cm}^{-2}$, together with contact resistivities approximately one order of magnitude lower than the silicon heterojunction technology, $\rho_c \approx 20 \text{ mO cm}^{-2}$. The application of a tunneling oxide plus an n' silicon film coated with silver as a full-area rear contact has led to a 25.1% efficient solar cell, using a textured front side, but planar rear side. Nevertheless, contacts based on p' polysilicon seem to be harder to optimize, possibly related to excessively large valence band offsets with the silicon wafer, and their selectivity parameters are not yet as good as those of n' contacts. The 25.1% device mentioned above was made on an n-type silicon wafer that also incorporated a selective boron diffusion on the front surface (heavier under the metal fingers). Similar devices that combine a thermal boron diffusion with a rear n + polysilicon/hole front contacts for n-type crystalline silicon, and have recently reached an efficiency of 13.8% (see supplementary information in ref. 302 for a compilation of polymer/silicon hybrid cell performance data preceding the cells reported in ref. 303). Nevertheless, their air and ultraviolet stability remains a major concern. As an alternative to polymer contact layers, the organic photovoltaic community introduced transition metal oxides as hole-selective contacts. In particular the adoption of substoichiometric molybdenum trioxide (MoO$_x$, $x < 3$) led to significant improvements in device performance and stability.

The use of substoichiometric molybdenum trioxide (MoO$_x$) as a hole contact for n-type crystalline silicon was first introduced in ref. 302. With its very high work function of up to 6.6 eV, exceeding that of elemental metals, MoO$_x$ can act as an efficient hole contact without the use of doping. While the first MoO$_x$-silicon heterojunction cell reached an efficiency of only 14.3%, it already outperformed the best polymer/silicon hybrid cells at that time. Subsequently, an efficiency of 16.4% followed by 16.7% was achieved for a solar cell made by depositing MoO$_x$ directly onto an n-type silicon wafer.
require annealing at 200°C. Finger grid with a copper-plated finger grid, which does not
impact the indium oxide transparent electrode, which is believed to be
a good solution for the back contact. However, due to a low fill factor
issue, the cell efficiency did not exceed 20%. Importantly, the open-circuit
current densities of 200 fA cm⁻² are not to scale for readability. In particular, the depletion region extends
about 1.5 μm into the crystalline silicon wafer.

A significant boost in efficiency was achieved by combining the
MoO₃ hole contact with an intrinsic hydrogenated amorphous silicon passivation layer. The cell structure is identical
to the silicon heterojunction cell discussed in Section 4.2., but replaces the narrow band gap p-type amorphous silicon layer
with the wide band gap MoO₃ (3.3 eV, see Fig. 10), resulting in a
substantial current gain of 1.9 mA cm⁻², thanks to an improved
capture of the blue and ultraviolet region of the spectrum, and
a respectable efficiency of 18.8%. Importantly, the open-circuit voltage of this cell was as high as for a co-processed silicon heterojunction reference cell with the standard amorphous silicon layer, demonstrating that MoO₃ deposition did not
deteriorate the surface passivation. However, due to a low fill factor of only 67.2%, the cell efficiency did not exceed the 20% benchmark.

The fill factor issue was finally solved in ref. 310, where the
annealing temperature after screen printing of the silver finger grid was reduced from 200 to 130°C. Low-temperature annealing avoids the formation of an interfacial layer between MoO₃ and the indium oxide transparent electrode, which is believed to be
responsible for the low fill factor previously observed. A remark-
able fill factor of 80.4% and an independently certified efficiency of 22.5% were finally obtained by replacing the screen-printed finger grid with a copper-plated finger grid, which does not require annealing at 200°C.³¹⁰

The use of MoO₃ as an excellent Ohmic contact to p-type silicon even without a passivation layer was proposed in ref. 311. Contact resistivities as low as 0.2 mΩ cm² and recombination current densities of 200 fA cm⁻² were demonstrated. Consequently, an interesting application of MoO₃ is as a hole contact at the back of p-type silicon solar cells, where it can replace local p⁺ regions formed by aluminum alloying or boron diffusion. A proof of concept device with an efficiency of 20.4% has
been demonstrated.³¹² A device employing a PEDOT:PSS full area hole contact at the back of a p-type (n-type) silicon solar cell reached an efficiency of 20.6% (18.3%).³¹³,³¹⁴ Implementing PEDOT:PSS at the flat back avoids the challenges associated with spin coating on a textured surface and resolves the issue with ultraviolet stability.

6. Summary and outlook

6.1 Summary of silicon solar cells

The rapid progress during the last ten years in the field of silicon photovoltaics has consolidated early laboratory results
into large-area, industrially made devices (see Fig. 1). While the fabrication of the 25% efficient, 4 cm² PERL cell in 1999 cell
required several photolithography steps, the photovoltaic industry has adapted the key ingredients of that cell design to
large volume production, and Trina Solar has recently reported an independently certified efficiency of 22.13%.³¹³,³¹⁵ In the
meantime, several conceptually very different technologies have managed to reach or cross the 25.0% efficiency barrier
(see Table 1). These include Panasonic’s 25.6% efficient cell combining the HIT with the IBC approach, SunPower’s 25.2%
IBC cell, Kaneka’s 25.1% silicon heterojunction cell, which tops the 24.7% HIT cell record set by Panasonic in 2012, and
celadon’s 25.1% cell featuring a tunneling oxide passivated contact (TOPCon). It is remarkable that with the exception of the 4 cm² TOPCon cell, all these cells were certified for areas exceeding 100 cm².

From Fig. 1, a similar scenario can be observed for modules.
Indeed, while the best module efficiency achieved to date (22.9%, by UNSW) was certified as early as 1996 for a minimodule
area of 778 cm², SunPower has demonstrated an independently certified full-sized 15739 cm² module with an efficiency of 22.8%.³¹² Although this review has not described module fabrication technologies, the trends shown in Fig. 1 indicate that it is just a question of time until progress in solar cell performance translates into higher module efficiencies. This applies both to best-of-a-kind modules and to those produced at large scale.³¹⁶

Two ingredients are necessary at the cell level to achieve high efficiency: an excellent interface passivation scheme and
efficient carrier-selective contacts. While classic crystalline silicon solar cells use doping to achieve the latter, several dopant-free concepts have emerged. Molybdenum oxide has been proved to function as a highly efficient hole contact for both n-type and p-type silicon.³⁰²,³⁰⁶–³¹⁰ Such dopant-free contact concepts show great promise for silicon solar cells as a potential route to minimize Auger recombination in the carrier-selective regions. Fully dopant-free silicon solar cells are under development at several research laboratories.³¹⁷,³¹⁸ The dopant-free device with the highest reported efficiency, close to 20%,³¹⁹ uses a molybdenum oxide film as a hole-collecting layer and a stack of lithium fluoride and aluminum as the electron-collecting contact. Underneath both contacts, intrinsic hydrogenated amorphous silicon films are inserted for interface passivation.

---

Fig. 10 Energy band diagram of a MoOₓ–silicon heterojunction solar cell in equilibrium. Comparison with Fig. 9 reveals that n-type MoO₃ has an effect similar to that of p-type amorphous silicon on band bending in the crystalline silicon absorber due to its high work function. Representative values were used for the modelling of the curves with the program PC1D.²²² In-type crystalline silicon wafer doped with 1 × 10¹⁵ cm⁻³ electrons, amorphous silicon with a band gap of 1.8 eV and electron concentration of 1 × 10¹⁹ cm⁻³ for the n-type amorphous silicon; for MoO₃ and ITO, a band gap of 3.3 eV and an electron concentration of 1 × 10¹⁶ and 1 × 10²¹ cm⁻³ were assumed). Layer thicknesses along the horizontal axis are not to scale for readability. In particular, the depletion region extends about 1.5 μm into the crystalline silicon wafer.
It is known, not only from the photovoltaic industry, but also from the semiconductor and battery industries, that it may easily take 10 or 20 years to bring new materials and concepts to the market. In principle, a new concept must offer advantages, not only in terms of the properties of its constituent materials, but also in view of their integration into the device, achievable device performance, manufacturability and yield, operational stability, reliability, and cost. The $/W ratio is still a commonly used metric to quantify the cost vs. output power trade-off of different photovoltaic technologies. In recent years, it has become clear that a more relevant metric is the levelized cost of electricity (LCOE), as photovoltaics are competing against other technologies to provide energy in an economic manner. The LCOE, given in units of $/kW h, takes into account not only the cost to build, but also to operate, a system over its lifetime, divided by the total energy output over that lifetime. It is important to realize that a higher efficiency at the cell level impacts the LCOE positively, with a large leverage, while reducing the cost per cell in a module affects the LCOE only marginally, as the sum of fixed costs associated with the glass, back sheet, junction box and balance of system cost, etc. dominate. Consequentially, there is an opportunity for new concepts to be economically viable even at higher cost.

6.2 Outlook beyond single-junction solar cells

Ultimately, the efficiency of silicon photovoltaics will be limited by Auger recombination (once all contributions to parasitic light absorption, defect-induced recombination and resistive losses are eliminated) inherent to the operation of silicon absorbers in a single-junction architecture under one-sun illumination. Over the past decades, several advanced concepts have been proposed to overcome the single-junction limit of silicon solar cells. These ideas are often referred to as “third-generation” photovoltaics, ultimately aiming to approach the thermodynamic limit of 93%. Of the different proposed methods, a few may also hold some promise to enhance the efficiency of single-junction silicon solar cells, such as spectral downshifting, and up- and down-conversion. Yet, arguably the most straightforward strategy to significantly boost efficiency is the tandem architecture, where silicon offers a nearly ideal band gap value to act as the bottom cell in a two-subcell configuration with a top cell with an ideal band gap of 1.7–1.8 eV. In a two-terminal tandem device, the total number of incident photons is ideally split equally between the two subcells, so that the number of electron–hole pairs generated in each subcell is the same, resulting in a “matched” photogenerated current density (see Fig. 11).

The current density in a tandem is, therefore, half that of a silicon solar cell. The voltage of the two-terminal tandem device is the sum of the voltages of the individual subcells. Given that the material placed on top of the silicon has a wider band gap, it can be expected to produce a higher voltage. Hence the voltage of the tandem cell can be expected to be more than two times higher than the voltage of the single silicon cell, thus resulting in a greater output power. To what extent the voltage, and hence the efficiency, increases depends on technological factors such as interface passivation and contact strategies.

From a pure performance perspective, the most attractive tandem uses a III–V semiconductor solar cell with the appropriate band gap, such as e.g. indium gallium nitride (InGaN) or indium gallium phosphide (InGaP), as the top cell in combination with a silicon bottom cell. In a four-terminal configuration, efficiencies as high as 29.8% were recently demonstrated for a mechanically stacked III–V/silicon tandem. Despite this high efficiency, monolithic two-terminal tandems represent arguably the most elegant tandem design but pose formidable challenges in terms of hetero-epitaxial material growth. III–V/silicon tandem solar cells fabricated via growth of III–V layer stacks on epitaxial substrates combined with lift-off and layer transfer techniques have been demonstrated, but remain difficult to scale to large volume production. However, a method for the growth of III–V layers on non-epitaxial substrates has recently been introduced that could change this situation.

A recent analysis revealed that established thin-film technologies based on hydrogenated amorphous silicon or the family of copper indium gallium selenide (CIGS) and copper zinc tin selenide (CZTS) compounds cannot offer a wide band gap top cell with sufficient efficiency to improve or even maintain the efficiency of a > 25.0% efficient bottom cell. If the silicon cell is dominated by Auger recombination, a halving of the number of photogenerated electrons and holes also implies that its open-circuit voltage gets reduced by 12 mV, compared to full one-sun illumination (18 mV or more if dominated by extrinsic recombination).

A suitable top cell for high-efficiency crystalline silicon bottom cells may be offered by organic–inorganic perovskites. This material class has only recently been considered for photovoltaic applications, and has achieved a fast progress in device efficiency ever since. The best single-junction devices use lead-halide-based perovskites as the optical absorber, and have reached efficiencies as high as 21%. The band gap of the perovskite absorbers for these single-junction record devices is around 1.57 eV, which is lower than the ideal band gap of 1.7–1.8 eV of a top cell for a silicon-based tandem. Blending lead-iodide-based perovskites with their lead bromide counterparts can open the band gap to the ideal value of 1.7–1.8 eV. Careful engineering of mixed-cation lead mixed-halide perovskites may resolve the photo-stability issues of wider band gap
attractive.361,362 This demands a perovskite top-cell fabrication
a silicon heterojunction solar cell as the bottom cell is particularly
the most attractive combination of these technologies. The use of
fabrication, as currently matching does not need to be respected.
However, two-terminal perovskite/silicon tandem solar cells are
the most attractive combination of these technologies. The use of
a silicon heterojunction solar cell as the bottom cell is particularly
attractive.361,362 This demands a perovskite top-cell fabrication
process below 200 °C to avoid damage to the bottom cell. With
this scheme, monolithic tandem efficiencies of 21% were
recently obtained.359 Due to the relatively low refractive index of
perovskites,363 the perovskite top cell could act as a “photovoltaic-active” antireflection coating for the bottom silicon
solar cell.360 A third possible approach to combine such different
technologies is based on spectral splitting technology, with a
demonstrated efficiency of 28%.364

The main challenge for tandem architectures is parasitic
light absorption,365 for two reasons. Firstly, because of the additional contact (and passivation) layers, additional parasitic
absorption is difficult to avoid. Secondly, because the current is
cut approximately to half, the overall power conversion efficiency is more strongly affected by optical losses. For example, a
1 mA cm⁻² loss in current density due to parasitic absorption in
a single-junction crystalline silicon solar cell with 40 mA cm⁻²
reduces the efficiency by 2.5%, while the same current density
loss reduces the efficiency of a two-terminal tandem cell with
20 mA cm⁻² by 5%. These arguments hold in particular for
perovskite top cells in a tandem architecture; a suitable hole
contact layer for perovskite absorbers that overcomes these
challenges has yet to be found; the search is ongoing for layers
with broadband transparency that are deposited with a process
that does not detrimentally affect the underlying layers.366–369 On
the other hand, the lower current density of a tandem solar cell
should in principle allow for reducing Ohmic losses and indirectly
allow for improving the current density, as more resistive contact
and passivation layers can be integrated that may offer higher
transparency. In addition, the higher voltage in the tandem con-
figuration results in an increased tolerance with respect to slight
voltage losses. Nevertheless, perovskite/silicon tandem solar cells
that rival single-junction silicon cells have yet to be developed.

This review has focused on recent progress at the solar cell
level in the fast-moving field of silicon photovoltaics. Many
exciting developments occurring at the module and system
levels could not be addressed here, even though they are
equally important to ensure the economic competitiveness of
solar electricity.

References

1 J. H. Zhao, A. H. Wang and M. A. Green, Prog. Photovoltaics,
1999, 7, 471.
2 M. A. Green, Prog. Photovoltaics, 2009, 17, 183.
3 K. Masuko, M. Shigematsu, T. Hashiguchi, D. Fujishima,
M. Kai, N. Yoshimura, T. Yamaguchi, Y. Ichihashi,
T. Mishima, N. Matsubara, T. Yamanishi, T. Takahama,
M. Taguchi, E. Maruyama and S. Okamoto, IEEE J. Photovoltaics,
2014, 4, 1433–1435.
4 D. D. Smith, P. Cousins, S. Westberg, R. De Jesus-Tabajonda,
1465–1469.
5 A. Metz et al., International Technology Roadmap for Photovoltaic,
6 D. M. Powell, M. T. Winkler, H. J. Choi, C. B. Simmons,
D. B. Needleman and T. Buonassissi, Energy Environ. Sci.,
2012, 5, 5874.
7 A. C. Goodrich, D. M. Powell, T. L. James, M. Woodhouse
8 S. W. Glunz, F. Feldmann, A. Richter, M. Bivour, C. Reichel,
H. Steinkemper, J. Benick and M. Hermle, Proc. 31st
European Photovoltaic Solar Energy Conference and
Exhibition, Hamburg, Germany, 2015, p. 363.
10 S. Glunz, in Advanced Concepts in Photovoltaics, ed.
A. J. Nozik, G. Comibeer and M. C. Beard, Royal Society of
11 R. Frischknecht, R. Itten, P. Sinha, M. de Wild-Scholten,
J. Zhang, V. Ethenakis, H. C. Kim, M. Raugei and M. Stucki,
Life Cycle Inventories and Life Cycle Assessment of Photovoltaic
12 M. A. Green, K. Emery, Y. Hishikawa, W. Warta and E. D.
Dunlop, Prog. Photovoltaics, 2016, 24, 3–11.
14 R. M. Swanson, Proc. 31st IEEE Photovoltaic Specialists
15 A. Richter, S. W. Glunz, F. Werner, J. Schmidt and A. Cuevas,
16 M. A. Green, Prog. Photovoltaics, 2002, 10, 235.
17 A. Richter, M. Hermle and S. W. Glunz, IEEE J. Photovoltaics,
2013, 3, 1184–1191.
18 S. De Wolf, J. Holovsky, S.-J. Moon, P. Löper, B. Niesen,
518–523.
20 A. G. Aberle, Prog. Photovoltaics, 2000, 8, 473.
22 E. Yablonovitch, D. L. Allara, C. C. Chang, T. Gmitter and
24 H. S. Higashi, Y. J. Chabal, G. W. Trucks and K. Raghavachari,
27 B. Hoex, J. J. H. Gielis, M. C. M. van de Sanden and


194 A. Wang, J. Zhao, S. R. Wenham and M. A. Green, Prog. Photovoltaics, 1996, 4, 55–58.


208 R. M. Swanson, Prog. Photovoltaics, 2000, 8, 93.


356  Dyesol, Media Release, 8 December 2015.
357  J. H. Noh, S. H. Im, J. H. Heo, T. N. Mandal and S. I. Seok, Nano Lett., 2013, 13, 1764.