Jump to main content
Jump to site search


A multiple negative differential resistance heterojunction device and its circuit application to ternary static random access memory

Author affiliations

Abstract

For increasing the restricted bit-density in the conventional binary logic system, extensive research efforts have been directed toward implementing single devices with a two threshold voltage (VTH) characteristic via the single negative differential resistance (NDR) phenomenon. In particular, recent advances in forming van der Waals (vdW) heterostructures with two-dimensional crystals have opened up new possibilities for realizing such NDR-based tunneling devices. However, it has been challenging to exhibit three VTH through the multiple-NDR (m-NDR) phenomenon in a single device even by using vdW heterostructures. Here, we show the m-NDR device formed on a BP/(ReS2 + HfS2) type-III double-heterostructure. This m-NDR device is then integrated with a vdW transistor to demonstrate a ternary vdW latch circuit capable of storing three logic states. Finally, the ternary latch is extended toward ternary SRAM, and its high-speed write and read operations are theoretically verified.

Graphical abstract: A multiple negative differential resistance heterojunction device and its circuit application to ternary static random access memory

Back to tab navigation

Supplementary files

Article information


Submitted
30 Sep 2019
Accepted
13 Jan 2020
First published
24 Jan 2020

Nanoscale Horiz., 2020, Advance Article
Article type
Communication

A multiple negative differential resistance heterojunction device and its circuit application to ternary static random access memory

K. Kim, H. Park, J. Shim, G. Shin, M. Andreev, J. Koo, G. Yoo, K. Jung, K. Heo, Y. Lee, H. Yu, K. R. Kim, J. H. Cho, S. Lee and J. Park, Nanoscale Horiz., 2020, Advance Article , DOI: 10.1039/C9NH00631A

Social activity

Search articles by author

Spotlight

Advertisements