Yuxin
Li
a,
Tao
Hong
b,
Xiaojun
Li
a,
Hongxu
An
a,
Zhanxiang
Yin
ac,
Mengyue
Wu
d,
Huiqiang
Liang
e,
Xiaoqian
Wang
f,
Lizhong
Su
f,
Xin
Qian
e,
Chongjian
Zhou
d,
Yu
Xiao
c,
Wenke
He
*a and
Li-Dong
Zhao
*bg
aInstitute of Fundamental and Frontier Sciences, University of Electronic Science and Technology of China, Chengdu 611731, China. E-mail: hewenke@uestc.edu.cn
bSchool of Materials Science and Engineering, Beihang University, Beijing 100191, China. E-mail: zhaolidong@buaa.edu.cn
cSchool of Materials and Energy, University of Electronic Science and Technology of China, Chengdu 611731, China
dState Key Laboratory of Solidification Processing and Key Laboratory of Radiation Detection Materials and Devices, Ministry of Industry and Information Technology, Northwestern Polytechnical University, Xi'an 710072, China
eCollege of Physical Science and Technology, Hebei University, Baoding 071002, China
fSchool of Materials Science and Engineering, Taiyuan University of Science and Technology, Taiyuan 030024, China
gState Key Laboratory of Artificial Intelligence for Materials Science, Beihang University, Beijing 100191, China
First published on 22nd July 2025
In polycrystalline SnS, the presence of grain boundaries inherently restricts the improvement of electrical performance, primarily owing to reduced carrier mobility. In this work, we employ grain boundary engineering to synergistically modulate carrier and phonon transport in SnS through the manipulation of mass transport dynamics linked to ramping and holding time-dependent grain evolution during pressure-assisted sintering. The pressure ramping process synergistically modulates grain distribution (grain boundary) and promotes mass transport (defect concentration), thereby jointly strengthening grain boundary and point defect phonon scattering, which reduces lattice thermal conductivity (κlat) by ∼30%. During the subsequent holding stage, optimized grain size evolution minimizes grain boundary potential barriers, reducing carrier scattering while elevating carrier mobility to ∼30 cm2 V−1 s−1. Hall measurements and phonon frequency calculations corroborate the contributions of point defects and grain boundaries to κlat reduction, while microstructural characterization confirms that grain size optimization serves as the primary contributor to enhanced carrier mobility. Ultimately, the optimal sintering sample yields a low κlat of ∼1.2 W m−1 K−1 at 303 K and a maximum ZT of ∼0.8 at 873 K. Our findings highlight the feasibility of high performance polycrystalline SnS through grain boundary engineering, demonstrating its potential for cost-competitive and highly energy-efficient thermoelectric applications.
Although these strategic frameworks have guided thermoelectric research advances in classic systems like PbTe,22–24 GeTe,25,26 SnTe,27 and PbSe,28,29 their high-performance realization remains constrained by the parameter interdependencies, while the high cost impedes their commercial application.30,31 Achieving superior thermoelectric performance in materials with intrinsically low κlat has emerged as an important research frontier in thermoelectrics, as it bypasses both the intricate intercoupling among thermoelectric parameters and the thermal stability issues inherent to nanostructured systems. Recent studies have emphasized SnSe as a highly promising thermoelectric material owing to its extremely low thermal conductivity, originating from strong lattice anharmonicity.19,32 Moreover, its exceptional ZT benefits from the multivalley band structure and three-dimensional (3D) charge and two-dimensional (2D) phonon transport characteristics.33 SnS, an isostructural analogue to SnSe, has garnered growing interest in thermoelectrics due to its promising practical applications, with non-toxic, low-cost and earth-abundant constituents.34 Although the layered structure and low symmetry in the lattice endow it with low thermal conductivity, the electrical performance of SnS is poor owing to its large bandgap and strong ionicity (electronegativity) of sulfur.35 To address these challenges, some efficient optimization strategies have been proposed, such as doping to increase carrier concentration,36,37 textured microstructures38 or crystal growth39,40 to improve carrier mobility, and band engineering to balance carrier effective mass and mobility.41 Currently, SnS crystals have achieved significant progress, with a prominent ZT exceeding 0.5 at room temperature and a maximum ZT (ZTmax) of ∼1.6 at high temperatures.41,42 Despite these advancements, SnS in the crystalline form still faces limitations in thermoelectric device applications, hindered by poor mechanical robustness and high production costs (crystal growth conditions are stringent and time-consuming).43 Compared to crystalline counterparts, polycrystalline SnS exhibits significantly reduced carrier mobility and inferior electrical performance due to the presence of grain boundaries.38 However, these drawbacks are partially offset by its lower thermal conductivity and superior mechanical and thermal stability. Therefore, achieving thermoelectric transport performance comparable to crystalline SnS remains a significant challenge for this system.
The most significant difference in transport properties between single-crystalline and polycrystalline SnS lies in lattice thermal conductivity (κlat) and carrier mobility (μ). Therefore, our investigation in this work focuses on the influence of grain boundary and grain evolution during the sintering process of polycrystalline samples on their thermoelectric transport properties (Fig. 1a). Through controlling ramp-up time of sintering pressure and holding time during the sintering process, it is found that these two processes modulate the κlat and μ of polycrystalline SnS samples, respectively. Specifically, controlling the sintering pressure ramp time to regulate the intergranular grain boundary enhances phonon scattering. Meanwhile, driven by concentration gradients or external stimuli (e.g., pressure and temperature), defect atoms can undergo diffusion migration at particle surfaces or within the bulk (i.e., mass transport).44,45 This process, occurring at grain boundaries of SnS, increases the defect concentration, thereby further intensifying phonon scattering and reducing κlat. Additionally, adjusting the holding time to promote grain growth alleviates carrier scattering at grain boundaries, thereby boosting μ. When the sintering pressure ramp time was set to 11 minutes, the κlat of the sample decreased from ∼1.9 to 1.3 W m−1 K−1. Meanwhile, with a holding time of 12 minutes, the μ increased to ∼30 cm2 V−1 s−1 (Fig. 1b). Ultimately, by modulating the pressure ramp-up stage to accelerate the formation of effective intergranular grain boundaries and mass transport and extending the holding time to promote grain growth, we achieved synergistic optimization of κlat and μ, bringing about a superior ZT value of ∼0.8 at 873 K (Fig. 1c).
![]() | ||
| Fig. 1 (a) Schematic diagram of the mass transport and grain growth processes in polycrystalline SnS during the sintering process. (b) Room-temperature thermal conductivity and carrier mobility of samples under different sintering conditions. (c) ZT values. The reported polycrystalline SnS-based materials are also plotted for comparison.34,36,37 | ||
The sintering-induced grain coarsening dynamics in SnS powders are found to critically determine thermoelectric performance parameters. The thermal transport properties are predominantly governed by lattice contributions, rendering the charge carrier contribution negligible (Fig. S3†). Fig. 2a presents a comparative analysis of the lattice thermal conductivity for Sn0.99Na0.01S samples prepared under varying ramp-up times. The 11-minute (ramp-up) sintered sample shows a ∼30% reduction of κlat at 303 K compared to the 9-minute counterpart. Notably, this low thermal conductivity state persists across the 303–450 K temperature range, demonstrating significant phonon suppression associated with grain boundaries and point defects (Fig. 2b). This phenomenon arises from grain coalescence under applied pressure, where the formation of effective grain boundaries significantly modulates the κlat of sintered samples through enhanced phonon scattering at interfaces. Additionally, the mass transport process occurring at grain boundaries further increases defect concentration, thus reducing κlat. It can be observed that increasing the ramp-up time induces dynamic changes in the carrier concentration and mobility for the sample (Fig. 2c). The carrier density increases from ∼9 × 1018 cm−3 to ∼1.2 × 1019 cm−3, while the reduction in μ jointly corroborates the enhanced carrier-phonon scattering mechanism. Moreover, this sintering process slightly affects charge carrier transport. Compared to its contribution to thermal conductivity, the impact of ramp-up time on electrical transport properties becomes negligible, as evidenced by the consistent electrical transport properties demonstrated across all samples (Fig. 2d–f). Therefore, rational pressure regulation during sintering enables the formation of effective grain boundaries via intergranular contact and redistributes defect concentrations during mass transport, which synergistically enhance phonon scattering and substantially reduce κlat. While this process exerts negligible impact on electrical transport properties.
To achieve further optimization of electrical properties, we systematically modulated the holding time to facilitate grain growth and consequently enhance carrier mobility. Fig. 3a–c comprehensively present the electrical transport characteristics of Sn0.99Na0.01S samples fabricated under different holding times. As evidenced in Fig. 3a, increasing the holding time yields a significant improvement in electrical conductivity (σ). Notably, the sample with a 12-minute holding time achieves a ∼50% improvement compared to the 10-minute counterpart at room temperature. The Seebeck coefficients for all samples demonstrate consistent values across the entire working temperature range (Fig. 3b). This trend aligns with the experimental Hall measurement results that the carrier concentration (nH) remains unchanged (∼1.2 × 1019 cm−3) under extended holding time conditions, as illustrated in Fig. 3c. The Pisarenko plot indicates a constant effective mass of 0.63me for all samples (Fig. 3d). These results collectively demonstrate that the variations in electrical conductivity under extended holding time conditions primarily originate from the μ rather than the carrier density. The carrier mobility and corresponding electrical conductivity values of samples with holding times of 12 and 14 minutes exhibit a consistent trend. Notably, the 12-minute sample achieves a remarkable μ of ∼30 cm2 V−1 s−1 at 303 K, which is significantly enhanced by nearly 50% compared to the 10-minute sample. The 14-minute sample also demonstrates a high μ of ∼26 cm2 V−1 s−1, accompanied by enhanced electrical performance across the entire temperature range. This optimized sample achieves a high PF of ∼5.6 μW cm−1 K−2 at 873 K (Fig. 3e). Through weighted mobility (μw) calculation, the 12-minute sample achieves a room-temperature μw of ∼21 cm2 V−1 s−2, representing the maximum value among all samples with different ramp-up and holding time conditions (Fig. 3f).
To elucidate the underlying mechanism of electrical property optimization through holding time modulation, scanning electron microscope (SEM) characterization is systematically conducted on the 10-minute and 12-minute holding time samples, respectively. The SEM microstructures (Fig. 4a and c) reveal distinct grain boundary architectures between the two holding time conditions. The corresponding enlarged views clearly reveal that the 10-minute holding time sample (Fig. 4b) exhibits smaller grain sizes, whereas the 12-minute sample (Fig. 4d) demonstrates a notable increase in crystallite dimensions. Moreover, the EDS elemental mapping analysis confirmed homogeneous elemental distribution in Na doped SnS samples without secondary phases, consistent with XRD results. It should be emphasized that the 12-minute sample exhibits distinct microstructural advantages, including optimized grain morphology and reduced porosity, which demonstrates the effectiveness of extended holding time in promoting grain growth. Thus, the grain boundary engineering (12-minute holding time) enables precise grain size control and optimized carrier transport, simultaneously reducing grain boundary potential and mitigating carrier scattering, which collectively result in a ∼50% enhancement of carrier mobility (Fig. 3c).
The thermal conductivity of Sn0.99Na0.01S demonstrates minimal variation across different holding times, as shown in Fig. 5a. This phenomenon stems from the mean free path (MFP) of phonons in SnS being significantly smaller than its grain size, limiting the impact of grain growth on lattice thermal conductivity.46 The quality factor (B) and the ratio of μw/κlat can represent the performance upper limit of a material, which is exclusively associated with the inherent electronic or atomic structure, remaining independent of carrier concentration and Fermi level position.47 As demonstrated in Fig. S4 and 5b,† the Sn0.99Na0.01S sample processed with optimized sintering parameters (11-minute ramp-up and 14-minute holding time) exhibits significantly enhanced B and μw/κlat values across the entire temperature range, which arises from the synergistic effects of mass transport and the grain growth process. Notably, the 14-minute sample achieves superior thermoelectric performance and exhibits the highest μw/κlat values of ∼17 and ∼43 at 303 K and 873 K, respectively. Finally, a maximum ZT value of ∼0.8 and a prominent average ZT value of ∼0.33 are achieved through lattice thermal conductivity reduction via mass transport processes and electrical transport properties optimization by grain growth (Fig. 5c). It is worth noting that the best-performing sample also exhibits excellent thermal cycling stability and reproducibility (Fig. S5 and S6†). The SnS-based sample with optimal thermoelectric performance achieves a maximum theoretical conversion efficiency of ∼7% at 873 K with a cold side temperature of 303 K, demonstrating its significant potential for cost-effective and high-efficiency thermoelectric device applications (Fig. 5d).
Footnote |
| † Electronic supplementary information (ESI) available. See DOI: https://doi.org/10.1039/d5ta05300e |
| This journal is © The Royal Society of Chemistry 2025 |