Mariarosa
Cavallo
a,
Dario
Mastrippolito
a,
Erwan
Bossavit
ab,
Clement
Gureghian
a,
Albin
Colle
a,
Tommaso
Gemo
a,
Adrien
Khalili
a,
Huichen
Zhang
a,
Yoann
Prado
a,
Erwan
Dandeu
a,
Sandrine
Ithurria
c,
Pavel
Dudin
b,
José
Avila
b,
Debora
Pierucci
a and
Emmanuel
Lhuillier
*a
aSorbonne Université, CNRS, Institut des NanoSciences de Paris, 4 place Jussieu, 75005 Paris, France. E-mail: el@insp.upmc.fr
bSynchrotron SOLEIL, L'Orme des Merisiers, Départementale 128, 91190 Saint-Aubin, France
cLaboratoire de Physique et d'Etude des Matériaux, ESPCI, PSL Research University, Sorbonne Université, CNRS, 10 rue Vauquelin, 75005 Paris, France
First published on 14th May 2025
Colloidal nanocrystals are now widely explored for their integration into more advanced electronic and optoelectronic devices. Among the key components enabling this progress is the field-effect transistor (FET). While widely used as a phototransistor, combining both light absorption and gate-induced current modulation, its primary role remains as a tool for extracting material parameters. The electrical output from FETs serves as the main measurement to probe carrier density and mobility in nanocrystal films. However, such an approach suffers from two main flaws: it relies on modeling to link the electrical output to material properties; and second, it can be affected by the presence of defects. Here, we use scanning photoemission microscopy to assess the energy profile in such nanocrystal-based FETs. This method is used to quantify the impact of a local gate defect, which appears to be quite significant, as its impact is stronger and has longer-range effects than the conventional gate operation. We also demonstrate that the method is effective in determining the process at the origin of electrical breakdown. Overall, the method appears well suited to bridge the gap between the material scale and the obtained electrical output and to quantify the impact of potential deviations from ideal behavior.
To understand the importance of FETs for CQD optoelectronics,8,9 it is worth noting that in a CQD array, the electronic transport occurs through hopping conduction, resulting in moderate carrier mobility. As a result, the Hall effect—commonly used to unveil the nature of the majority carriers, their amount (n) and their mobility (μ) in bulk materials—becomes poorly suited for CQD arrays due to the vanishingly small Hall bias.10 This is the reason why the FET has emerged as the main tool for estimating these quantities in CQD arrays. A FET is a three-terminal device in which two electrodes, called the drain and the source, are used to apply a bias that lowers the potential of one electrode relative to the other.8,9 This speeds up holes and electrons in the channel, which are driven to move to minimize their potential. In a drift model, their velocity v is proportional to the applied electric field F, following the relation v = μ·F. In the most conventional FET geometry, the third electrode—called the gate—is separated from the semiconductor channel by a dielectric layer. This layer forms a capacitor, on the surface of which charges accumulate upon gate bias application. The drain–source electrodes then inject charges into the channel to screen these gate-induced surface charges, resulting in a change in carrier density, which is reflected as band bending in the energy profile. A second common application of FETs is as phototransistors, where the optical properties of the channel are combined with the tunable carrier density provided by the gate. Compared to a two-terminal device, the addition of a gate enables operation under a gate bias that minimizes dark conduction, therefore increasing the signal-to-noise ratio.11 By operating the transistor with a large drain–source bias or incorporating multiple gates,12,13 a p–n junction can be formed across the channel, therefore leading to planar photodiodes13 and LEDs.14,15
Initial research on CQD-based FETs focused on the material level, and more specifically on how surface chemistry can be tuned to boost carrier mobility.10,16–18 The operation of these devices is typically characterized by their electrical output. To date, CQD-based FETs have primarily served as probes for material characterization, with limited efforts toward advancing their integration into more complex devices, such as logic gates.19,20 This bottleneck largely stems from the limited reliability of FETs, which suffer from bias stress effects (i.e., changes of output under operation),21,22 and potentially irreversible phenomena such as electrical breakdown. Advancing toward more reliable devices requires parallel development of relevant tools capable of providing in situ and operando insight into the material. However, efforts in this direction remain scarce, especially in the context of CQD-based devices. The use of optical methods can be quite challenging, as the gate/channel components are often non-transparent, and they generally offer limited spatial resolution.23 To achieve higher resolution, electrical modes of near-field spectroscopy, such as Kelvin probe force microscopy (KPFM), have been used to image changes in the energy landscape upon gate bias application.24,25 While KPFM offers high spatial resolution, down to a few tens of nanometers, it is highly sensitive to moisture and actual environmental conditions.
Photoemission spectroscopy is already a well-established method when it comes to determining the band alignment of semiconductors on an absolute energy scale. In the context of CQD-based optoelectronics, X-ray photoemission spectroscopy (XPS) is typically used to determine the valence band edge and infer from the optical band gap the conduction band edge, allowing for the rational selection of suitable surrounding electrodes and charge transport layers. Conventional XPS, however, has limited spatial resolution, with laboratory instruments typically offering spot sizes between 100 μm and 1 mm, making it unsuitable for providing local information. On the other hand, more advanced XPS methods such as XPEEM (X-ray photoemission electron microscopy),26–28 or SPEM (scanning photoemission microscopy) offer improved spatial resolution. Recently, Cavallo et al. reported the use of SPEM29 as a relevant tool to probe, under operation, the energy landscape of nanocrystal-based optoelectronic devices.30–33 This method offers a sub-micron spatial resolution,34 while being able to provide information on both the scalar (energy) and vectorial (electric field) distribution. Here, we apply this method to track and monitor the impact of a gate defect on the energy landscape of a CQD-based FET. The effect of defects on FET operation is clearly underestimated until breakdown occurs. As we demonstrate in this study, small damage (at around 1% of the channel area), such as those caused by the inadvertent use of metallic tweezers on a thin dielectric, may not lead to complete breakdown of the device, but can dramatically alter its operation. Here, SPEM is employed to provide a full description of the consequences of a gate leak on the scalar energy profile and vectorial field distribution. In particular, we provide evidence that the defect-induced modification expands far beyond its spatial localization (covering the whole channel). This process can be tracked through a change of the transistor arm lever (α) that switches from a capacitive coupling (α = 0.25 eV V−1 < 1) to a drain-like behavior (α = 1 eV V−1) over the defect. In the last part of the paper, we examine the electrical breakdown effect and how it impacts the device structure and operation. This method appears particularly relevant to probe in situ the device energy landscape and reveal possible structural flaws related to the fabrication process.
Using conventional lithography procedures, we then design a field-effect transistor (see the procedure in Fig. S1†). A bottom gold electrode is separated from the channel by a 40 nm thick alumina layer. The drain and source electrodes are patterned on top of the gate dielectric (see Fig. 1d) and the whole system is then coated with the CQDs. The native capping ligands are replaced in solution using a hybrid surface chemistry combining ions (HgCl2) and short thiols (mercaptoethanol), as proposed previously.37,41 The I–V curve (Fig. S2†) is linear at room temperature, indicating the formation of ohmic contacts, thanks to the narrow band gap nature of the material, which minimizes any possible offset between the band energy and the electrodes’ work function. Upon gate bias application, a clear modulation of the drain–source current is observed (see Fig. 1e), with a signal significantly larger than the leakage current. The transfer curve (Fig. 1e) exhibits conduction under both negative bias (i.e., hole accumulation) and positive gate bias (i.e., electron accumulation), which is the expected behavior for an ambipolar material. Near room temperature (250 K), the gate-induced modulation of the current is limited to about one order of magnitude. This results from the large thermal activation of carriers in this material, limiting the reduction in the off-current (i.e., the current at the minimum of conduction). Higher current modulation can be obtained by further reducing the operating temperature,42 as pointed out by the I–T curve in Fig. 1f.
To probe the impact of a defective gate, we add a controlled etching step of the dielectric layer prior to deposition of the CQDs. Using e-beam lithography, we pattern the resist to selectively etch a square area with 3 μm edges on the gate dielectric. Such a defect mimics, in a controlled way, what can be induced, for example, by a metallic tweezer scratching the surface of a thin dielectric. The defect size is chosen to be small compared to the channel width (20 μm), ensuring that it remains a localized defect, yet large enough compared to the resolution of our photoemission imaging setup (approximately 700 nm) to clearly localize the gate hole (see the schematic of the device in Fig. 2b and S1†).
![]() | ||
Fig. 2 Impact of defect on FET energy landscape. (a) Survey spectrum focused on the low binding energy region of the spectrum for an HgTe CQD film, acquired with 95 eV photon energy, highlighting the presence of Hg 5d and Te 4d states (see also Fig. S3†). (b) Schematic of the soft X-ray photoemission setup. The synchrotron beam is focused through a Fresnel zone plate (ZP) and an order selection aperture (OSA), reaching the sample with a 700 nm spot. For each position in the x–y plane, a photoemission spectrum is acquired by analyzing the kinetic energy of the emitted electrons using an electron energy analyzer. (c) Hg 5d5/2 binding energy map of the FET channel near the hole. The dashed lines are used to indicate the electrode localization. The localization of the hole is marked with a dashed square. (d) Hg 5d5/2 binding energy profile across the channel along a line intersecting the hole (at y = 0 μm) for various applied gate biases, under a −1 V drain–source bias. (e) Hg 5d5/2 binding energy profile across the channel along a line away from the hole (at y = 10 μm) for various applied gate biases, under a −1 V drain–source bias. (f) Energy shift value at x = 0 μm from the profiles shown in (d) (intersecting the hole, blue line) and (e) (away from the hole, black line) as a function of the applied gate bias. |
To map the energy landscape of the device in operando, we use a focused soft X-ray setup.43 The high flux from a synchrotron beam is focused using a Fresnel zone plate. The latter is optimized to operate at 95 eV, hence maximizing the available flux while offering the smallest spot size at the sample scale (700 nm). The sample is then mounted on a stage allowing for the application of bias, then scanned under the beam. For each position, a photoemission spectrum is collected, as depicted in Fig. 2b. HgTe presents the benefit of having two low-energy core levels that can be excited with the soft X-rays: Hg 5d with a binding energy of 8 eV (Hg 5d5/2) and Te 4d with a binding energy of 40 eV (Te 4d5/2)34 (see Fig. 2a and S3†).
Energy conservation44 (eqn (1)) is used to retrieve the binding energy (BE) from the kinetic energy (KE) measured using an analyzer through the equation:
hv = BE(x,y,VDS,VGS) + KE(x,y,VDS,VGS) + WFA | (1) |
To unveil the energy landscape, we fit the acquired spectrum from each point with a Gaussian line shape and extract the peak energy of the tracked core level (see Fig. S4†). The obtained map actually mimics the expected shift of the valence band, if we assume a rigid shift of the whole XPS spectrum upon bias application. Even though the high conductivity of the sample (see Fig. 1e) already limits photo-charging effects, we further subtract the map obtained with all electrodes grounded from those taken under bias to obtain the energy shift map:
![]() | (2) |
This procedure eliminates possible residual photo-charging effects in the sample. Fig. S4† shows a complete description of the data processing. It is worth pointing out that, until the breakdown, the spectra relative to a core level are mostly shifted (i.e., neither broadening nor new components are observed) by bias application, as illustrated in Fig. S5.†
A typical map of the channel area around the defect is given in Fig. 2c, obtained here under a −1 V drain–source bias and a −3 V gate bias. The left and right sides of the map show homogeneous potentials, which is the expected behavior for the material atop the gold electrodes that set the potential. The potentials at the two electrodes are shifted by 1 eV, in agreement with the −1 V bias applied across the channel. Between the two electrodes, a potential gradient is observed, with the profile (black line in Fig. 2e) showing a continuous decrease of potential along the channel, without any accumulation of potential drop at the electrode interface (i.e., no Schottky barrier). This observation is consistent with the ohmic I-V curve observed from transport measurements (Fig. S2†). The defect from the gate is also clearly visible on this map, indicated by the blue feature at the bottom part of the map.
To quantify the impact of such a defective gate, we have tracked the potential along the channel for various gate biases, along a profile that overlaps with the gate hole (Fig. 2d, at y = 0 μm on Fig. 2c) and along a profile away from the hole (Fig. 2e, at y = 10 μm on Fig. 2c). Away from the defect (Fig. 2e), we observe a gate-induced shift towards lower binding energy under negative gate bias, which translates into a reduction of the energy difference between the valence band edge and the Fermi level, corresponding to a reinforced p-type behavior. Conversely, a positive gate bias leads to the opposite behavior. One can quantize the gate lever arm (the ability of the gate to shift the energy profile) by plotting the induced energy shift as a function of applied gate bias (Fig. 2f): a value of 0.25 eV.V−1 is obtained around the center of the channel.
Over the gate defect, the energy profile is significantly modified, as shown in Fig. 2d. The energy profile modulation is more intense and corresponds to a 1 eV.V−1 slope, as expected for a non-capacitive coupling (see Fig. 2f). To further understand how the defect disturbs the FET operation, we also examine the electric field distribution. Thanks to the high spatial resolution of the method, the electric field can be obtained from , where V is the electric potential. Since we assume that the shifts in binding energy relative to the grounded configuration are solely due to the application of a bias, the electric field directly relates to the experimental data through
, where ΔBE is the measured binding energy shift. In Fig. 3, we overlap the binding energy shift map with the electric field map, quantified by the direction and length of local arrows. These maps have been depicted for two cases. In Fig. 3a, a drain–source potential (−1 V) is applied while the gate is floating. In this case, the field is weak on both the left side and the right side of the image, corresponding to the area of the electrodes over which the potential is set by the underlying metal. It is worth noting that the presence of the defect does not prevent a bias application, as evidenced by the 1 eV difference in potential between electrodes. In the channel, the electric field is mostly homogeneous and directed toward the decreasing potential. In Fig. 3b, the potential of the gate is now set (VGS = −3 V). The energy map is dominated by the dielectric defect and the electric field lines form a point charge-like distribution around the defect, with arrows directed radially toward the center of the hole.
Aside from the intensity of the modulation, the defect impacts spatially the whole channel (i.e., at a distance 5 times larger than the defect size). In other words, the gate defect generates a significant and long-distance modulation of the FET energy landscape. This long-range impact is particularly problematic for the operation of the FET, as it causes the entire energy profile to be dominated by a tiny defect, while the normal capacitive coupling of the rest of the gate appears as only a marginal modulation. This shows that even small degradations of the gate (a small percentage of the channel area) in the channel area can completely prevent the normal operation of the FET, although the effect is partly hidden from electrical output.
Though highly problematic, the local defect still allows for reversible FET operation (i.e., application of bias) and its impact can be minimized by keeping the gate floating, though this comes at the cost of losing the carrier density tunability. In the last part of the paper, we push further the degradation of the FET and operate the gate to induce irreversible damage. To reach such a breakdown, we apply an electric field of the order of 1 V nm−1 over the dielectric. Various degradation mechanisms have been observed depending on the channel thickness. The FET geometrical factors are also determinant in the actual breakdown mechanism. For the most resistive channel (see Fig. S7 and S8c†), corresponding to a thinner film coating (30 nm), the material within the channel is removed after the large gate bias application. This is likely due to film evaporation caused by the Joule effect. This process is difficult to investigate using photoemission imaging since there is no longer material available to track the potential. For this reason, we also prepared a sample with a slightly thicker channel (≈100 nm), and therefore a reduced resistance (see Fig. 4). Fig. 4a and b show optical images of the device, respectively, before and after the large gate bias application. In this case, the material within the channel is mostly preserved, enabling the tracking of the energy potential. Conversely, the interface between the drain–source electrode and the gate electrode presents a modified aspect. Energy dispersive X-ray spectroscopy (EDX, Fig. S5†) mapping shows the disappearance of Hg, Te and Al in this area, while one can notice an increased presence of silicon, which suggests that the substrate is now emerging from this area. We then analyze the FET operation in the channel after the high bias pulse (see Fig. 4c, d and S8b).† Though the energy profile is not exactly constant, the potential between the drain–source electrodes is no longer shifted by the amount of bias applied across the channel (−1 V). The potential is instead completely affected by the bias applied over the gate (+6 V), both for a line intersecting the hole (Fig. 4e) and for a line far away from the hole (Fig. 4f). Together with EDX mapping, these observations suggest that all electrodes are now shorted via the gate electrode.
Our study suggests a few strategies to limit defect formation and breakdown generation. First, defects within the thin dielectric can easily form through scratching. Therefore, FET handling should be conducted with appropriate tweezers, which must be kept far away from the active area. Secondly, the region where the drain–source electrodes overlap with the gate electrode clearly appears as one of the most fragile regions, and this area should be kept as small as possible. However, reducing the gate area to only a portion of the channel will lead to uneven doping.34 Thus, the gate electrode should just match the channel area. Additionally, it is probably critical to avoid large height discontinuities in this region, as this is more likely to generate pinholes in the dielectric. To address this, we recommend smooth edges for the bottom gate fabrication (e.g., using rotation during metal deposition) and conformal methods (such as ALD) for the dielectric deposition.
Footnote |
† Electronic supplementary information (ESI) available: (i) Procedure for the fabrication of the FET, (ii) XPS spectra from Hg 5d and Te 4d states, (iii) procedure to process the XPS imaging map and (iv) structural characterization of the FET after exposure to gate breakdown bias. See DOI: https://doi.org/10.1039/d5nr00767d |
This journal is © The Royal Society of Chemistry 2025 |