Hyun Jeong Lee‡
a,
Kyunghwan Kim‡
b,
Solhee Lee
b,
Dowon Pyun
b,
Ji-Seong Hwang
b,
Jiyeon Nam
b,
Sujin Cho
b,
Seok-Hyun Jeong
b,
Donghwan Kim
b,
Yoonmook Kang
cd,
Dong Ha Kim
*aefgh and
Hae-Seok Lee
*cd
aDepartment of Chemistry and Nanoscience, Ewha Womans University, 52, Ewhayeodae-gil, Seodaemun-gu, Seoul 03760, Republic of Korea. E-mail: dhkim@ewha.ac.kr
bDepartment of Materials and Engineering, Korea University, Seoul 02841, Republic of Korea
cGraduate School of Energy and Environment (KU-KIST Green School), Korea University, Seoul 02841, Republic of Korea. E-mail: lhseok@korea.ac.kr
dDepartment of Integrative Energy Engineering, Korea University, Seoul 02841, Republic of Korea
eCollege of Medicine, Ewha Womans University, 25, Magokdong-ro 2-gil, Gangseo-gu, Seoul 07804, Republic of Korea
fGradutate Program in Innovative Biomaterials Convergence, Ewha Womans University, 52 Ewhayeodae-gil, Seodaemun-gu, Seoul 03760, Republic of Korea
gBasic Sciences Research Institute (Priority Research Institute), Ewha Womans University, 52, Ewhayeodae-gil, Seodaemun-gu, Seoul 03760, Republic of Korea
hNanobio Energy Materials Center (National Research Facilities and Equipment Center), Ewha Womans University, 52, Ewhayeodae-gil, Seodaemun-gu, Seoul 03760, Republic of Korea
First published on 14th July 2025
Flexible perovskite solar cells (PSCs) based on stainless steel (SS) substrates offer a highly promising platform for next-generation Building-Integrated Photovoltaics (BIPV) and Vehicle-Integrated Photovoltaics (VIPV), owing to their superior durability, mechanical strength, and thermal resilience. However, achieving long-term operational stability under bending stress remains a significant hurdle. In this work, we identify fractures in the TiO2 electron transport layer as the dominant source of performance degradation under mechanical deformation. To address this issue, we introduce a C60 buffer layer atop the TiO2, which serves dual functions: mechanical protection and enhanced interfacial charge extraction. The C60 layer functions by redistributing strain through a shift of the neutral axis closer to the TiO2 layer and by passivating interfacial trap states, as confirmed by SEM, AFM, PL, TRPL, and EIS analyses. As a result, SS-based PSCs with an optimized 20 nm C60 layer demonstrate a remarkable ∼5% increase in PCE before bending and an ∼92.84% improvement in PCE retention after bending, compared to control devices. Furthermore, devices maintained superior performance over 100 bending cycles and continuous bending for 100 hours. These findings establish the C60 buffer layer as a powerful strategy for enabling flexible PSCs with both high efficiency and mechanical reliability, accelerating their practical deployment in BIPV and VIPV systems where mechanical stress is unavoidable.
Broader contextFlexible and durable perovskite solar cells (PSCs) are essential for emerging applications in building-integrated photovoltaics (BIPV) and vehicle-integrated photovoltaics (VIPV). This study addresses the mechanical and electrical challenges faced by stainless steel (SS)-based PSCs under bending conditions and proposes a strategy to enhance their stability and efficiency. By incorporating a 20 nm thick C60 buffer layer, we significantly improved bending durability and charge extraction efficiency, mitigating damage to the TiO2 layer. The optimized SS-based PSCs achieved a 92.84% improvement in PCE retention after bending, demonstrating the potential of C60 integration as a viable approach for robust and flexible PSCs. These findings contribute to the advancement of high-performance, flexible photovoltaics for next-generation energy applications. |
In environments such as construction and automotive applications, solar cells are frequently exposed to a range of stressors, including temperature fluctuations, physical impacts, prolonged moisture, and ultraviolet (UV) radiation.20 The inherent mechanical strength of stainless steel offers a robust foundation capable of withstanding bending and deformation, ensuring the structural and functional stability of PSCs under such adverse conditions. Research into SS-based PSCs has shown considerable progress in recent years. For instance, in 2022, Feleki et al. achieved a PCE of 16.5% in p–i–n structured SS-based PSCs fabricated on polymer-coated SS substrates.5 Zheng et al. improved the PCE to 17.1% in 2023 by introducing an 80 nm indium tin oxide (ITO) interlayer and applying surface passivation techniques.7 In 2024, Zhou et al. further enhanced SS-based PSC performance, achieving a PCE of 20.2% by incorporating single crystals into the precursor solution to reduce perovskite defects and passivating the surface of the perovskite film.8
Despite these advancements, efficiency degradation under mechanical stress remains a persistent challenge for SS-based PSCs. Bending and deformation can lead to micro-crack formation, delamination within the functional layers, and hindered charge transport, ultimately resulting in power loss.21,22 Moreover, mechanical stress exacerbates ion migration and layer instability within the perovskite material, further reducing operational efficiency. Therefore, improving the mechanical and operational stability of SS-based PSCs under bending conditions remains a pivotal research focus. While significant progress has been made in advancing SS-based PSCs, there is a notable gap in understanding the specific causes of efficiency degradation under bending conditions. Investigating these mechanisms is essential for enabling the practical application of SS-based PSCs in BIPV and VIPV, where mechanical robustness and long-term performance are critical.
In this work, we address the key mechanical limitations of SS-based PSCs, which are highly promising for real-world flexible photovoltaic applications. We identify the fracture of the TiO2 electron transport layer as a critical factor contributing to performance degradation under bending conditions and propose the integration of a C60 buffer layer as a dual-function solution that provides both mechanical stress relief and enhanced interfacial charge extraction. Unlike conventional approaches that focus solely on either flexibility or efficiency, our strategy simultaneously enhances both mechanical robustness and electronic performance. This study presents a novel design principle for realizing high-efficiency, mechanically stable SS-based PSCs, paving the way for their practical implementation in BIPV and VIPV. Notably, the optimized device incorporating a 20 nm C60 buffer layer exhibited a PCE of 17.51% before bending and retained approximately 92.84% of its initial performance after bending.
The changes experienced by each layer in multilayered structures before and after bending are illustrated in Fig. S3, ESI.† In this analysis, y represents the distance from the neutral axis, R denotes the radius relative to the neutral axis, and θ indicates the central angle with respect to the neutral axis. When bending is applied, each layer undergoes stress (σ)—the force exerted to maintain its shape against external forces—and strain (ε), the deformation resulting from these forces.23–27 Specifically, layers above the neutral axis experience tensile forces, while layers below it are subjected to compressive forces. According to the stress–strain behaviour of ceramic materials, exceeding a certain stress threshold causes the material to lose its ability to return to its original state, ultimately leading to failure.28 The relationships between ε and σ in the layers during bending are described by the equations shown in Fig. 1e.21,29,30
![]() | (1) |
![]() | (2) |
While eqn (1) and (2) provide a fundamental analytical framework for evaluating strain and stress distributions in multilayer structures, they are based on idealized assumptions, including uniform Young's modulus and linear elastic behavior. Notably, the Young's modulus values used in the analysis are derived from bulk materials reported in the literature and may not accurately reflect the mechanical response of nanostructured thin films under bending deformation. As such, the results should be interpreted qualitatively, emphasizing relative trends rather than absolute values.
When a C60 layer is introduced on top of the TiO2 layer, the neutral axis (N) of the layered structure is theoretically expected to shift slightly. The position of the neutral axis can be estimated using eqn (3), assuming ideal layer homogeneity and isotropy:21,31
![]() | (3) |
To fabricate SS-based PSCs with a C60 buffer layer, the effects of C60 on the perovskite crystal structure were investigated. Fig. 2a shows the SS304 substrate and the chemical structure of C60 used as the buffer layer in this study. To investigate molecular interactions between perovskite and C60, X-ray photoelectron spectroscopy (XPS) was conducted. In Fig. 2b, the binding energy peaks of I 3d5/2 and I 3d3/2 in the MAPbI3 film appear at 618.68 eV and 630.18 eV, respectively. For the MAPbI3/C60 composite layer, these peaks shift to lower values by 0.4 eV and 0.2 eV, respectively, indicating strong electronic interactions between C60 and I− ions due to charge transfer.32,33 Similarly, Fig. 2e shows that the binding energy peaks of Pb 4f7/2 and Pb 4f5/2 in the MAPbI3 film, originally at 136.98 eV and 141.88 eV, shift to lower values by 0.3 eV and 0.4 eV, respectively, in the MAPbI3/C60 composite structure. This negative shift indicates strong interactions between C60 and Pb2+ ions, which contribute to defect passivation and enhanced interfacial charge transfer.32 The crystallization of perovskite on the SS substrate was analyzed using X-ray diffraction (XRD), as shown in Fig. 2d. MAPbI3/C60/TiO2 films and MAPbI3/TiO2 films were prepared on SS substrates via the same deposition process. Both samples exhibit distinct diffraction peaks at 14.11° and 28.45°, corresponding to the (110) and (220) planes of MAPbI3, respectively.34,35 The similarity in diffraction intensity between MAPbI3/C60/TiO2 and MAPbI3/TiO2 indicates that the incorporation of C60 does not alter the crystallinity of the perovskite, confirming that a highly crystalline MAPbI3 thin film can be formed on the SS substrate even in the presence of C60. Charge extraction properties were further analyzed using steady-state photoluminescence (PL) and time-resolved photoluminescence (TRPL) measurements. Fig. 2e shows that all samples exhibit a PL peak at 770 nm, originating from MAPbI3. The PL quantum yield significantly decreases with the incorporation of TiO2 and C60, demonstrating efficient charge carrier extraction from MAPbI3 to C60.36,37 The most pronounced PL quenching observed in the MAPbI3/C60/TiO2 structure indicates superior carrier extraction facilitated by C60.38 TRPL decay curves for MAPbI3, MAPbI3/TiO2, and MAPbI3/C60/TiO2 samples are shown in Fig. 2f, with detailed lifetime values provided in Table S2.† For the MAPbI3 sample, the fast lifetime (τ1) and average lifetime (τave) were calculated as 14.09 ns and 66.30 ns, respectively. With the introduction of the C60 buffer layer, these values decreased to 8.24 ns and 52.34 ns, respectively, indicating faster PL quenching and higher electron injection efficiency, ultimately enhancing photovoltaic performance.39
Fig. 3a shows the schematic of the fabricated SS-substrate-based PSC. The corresponding SEM cross-sectional image of the device is shown in Fig. 3b. The fabrication process of the device is illustrated in Fig. S4, ESI.† Due to the opaque nature of the SS substrate, light illumination was applied from the top side of the device. To enable this, a transparent ITO electrode was deposited on the top surface, followed by patterned Au deposition that served as the charge-collecting electrode while allowing light to pass through the ITO openings. This top-illumination configuration ensures accurate photovoltaic characterization of the SS-based PSCs (Fig. S5, ESI†). Fig. 3c shows the energy level diagram of the SS-based PSC, where the C60 buffer layer efficiently extracts photogenerated electrons from the perovskite to the TiO2 layer. This highlights the role of C60 in facilitating charge separation and enhancing photovoltaic performance. To optimize C60 thickness, devices with varying C60 layers (5 nm, 10 nm, 20 nm, and 30 nm) were fabricated and measured under AM 1.5G illumination at 100 mW cm−2 (1 sun). The perovskite crystal structure remained unaffected by C60 variation (Fig. S6, ESI†). At 5 nm, the device achieved an open-circuit voltage (Voc) of 1.00 V, a short-circuit current density (Jsc) of 21.48 mA cm−2, a fill factor (FF) of 68.90, and a power conversion efficiency of 14.83% (Fig. S7a, ESI†). At 10 nm, the device showed a slightly improved PCE of 16.07%, while Voc, Jsc, and FF remained nearly unchanged (Fig. S7b, ESI†). The highest performance was achieved at 20 nm with a Voc of 1.03 V, a Jsc of 20.46 mA cm−2, an FF of 82.52, and a peak PCE of 17.51% (Fig. 3d). At 30 nm, the PCE dropped to 14.75% due to a decrease in FF to 74.60 (Fig. S7c, ESI†). EQE spectra (Fig. S8, ESI†) confirmed that performance improved with increasing C60 thickness up to 20 nm, but declined at 30 nm. Devices with thinner C60 layers (5 nm and 10 nm) exhibited incomplete surface coverage on ITO, limiting performance. In contrast, the 20 nm C60 layer achieved better surface coverage, improved charge extraction and overall efficiency. At 30 nm, the thicker C60 layer partially absorbed sunlight, which reduced carrier generation and lowered performance.40 These results indicate that 20 nm is optimal for C60 thickness. Fig. 3d shows J–V curves comparing devices with and without 20 nm C60. The champion device achieved a high PCE of 17.51%, a Voc of 1.03 V, a Jsc of 20.46 mA cm−2, and an FF of 82.52, significantly outperforming the device without the C60 layer, which exhibited a PCE of 13.86%, a Voc of 0.92 V, a Jsc of 19.29 mA cm−2, and an FF of 88.00. The 20 nm C60 layer improved PCE by ∼4%. To evaluate the hysteresis behavior of the devices, forward and reverse J–V scans were performed before bending. The device without the C60 exhibited significant hysteresis, as evidenced by the large discrepancy between forward (dashed) and reverse (solid) scans. In contrast, the C60-buffered device showed a markedly reduced hysteresis, indicating improved interfacial charge extraction and suppressed ion migration at the TiO2/perovskite interface. Fig. 3e illustrates the EQE spectra in the wavelength range of 400–800 nm, showing higher EQE values for C60-incorporated devices. Box plots in Fig. 3f–i summarize performance data from 16 devices with and without C60. The 20 nm C60 layer slightly improved and stabilized Voc and Jsc, due to reduced interfacial recombination and enhanced charge transport.41 These trends align with PL spectra results (Fig. 2g). The most notable improvement was in PCE, mainly from stabilized FF along with slight Voc and Jsc increases. These results confirm that C60 improves both the interfacial quality and the overall photovoltaic performance.42 To investigate the reasons behind the improved photovoltaic performance, SEM measurements were conducted (Fig. S9, ESI†). Perovskite grains grown on the C60/TiO2 composite layer were significantly larger than those grown directly on the TiO2 substrate. This is attributed to the C60 buffer layer, which lowers interfacial energy between TiO2 and the perovskite precursor solution. This reduction in interfacial energy improves wetting properties during the crystallization process, facilitating the formation of larger grains. Furthermore, the C60 layer mitigates the surface roughness and defects of the TiO2 substrate, providing a smoother surface that promotes unobstructed grain growth.43 Additionally, the fullerene-based C60 buffer layer serves as a passivation layer, effectively suppressing interfacial trap states44,45 Besides electron transport, the C60 layer passivated interfacial trap states and blocked I− ion migration, suppressing PbI2 formation from reactions between I− and TiO2 oxygen vacancies.46
To evaluate the potential application of C60-incorporated SS-based PSCs in BIPV and VIPV systems, the efficiency change under bending conditions was analyzed. Fig. 4a presents a schematic diagram of the fabricated SS-based PSCs, while Fig. 4b (left image) shows the fabricated SS-based PSCs and the right image illustrates the cell bent to a diameter of 10 mm. As shown in Fig. 4c, the SS-based PSC without C60 incorporation, bent to a diameter of 10 mm, exhibited a Voc of 0.77 V, a Jsc of 17.20 mA cm−2, a FF of 50.00, and a PCE of 6.70%. Compared to the unbent condition, the PCE decreased by approximately 7.16% after bending, indicating that the device is unsuitable for applications requiring various curved forms, such as those in BIPV and VIPV systems. In contrast, as shown in Fig. 4b, the C60-incorporated SS-based PSCs, bent to a diameter of 10 mm, achieved a Voc of 1.01 V, a Jsc of 17.82 mA cm−2, a FF of 71.69, and a PCE of 12.92%. Compared to the unbent condition, the PCE exhibited a reduction of only 4.59%, which is significantly lower than the 7.16% reduction observed in devices without C60 incorporation. Moreover, the PCE improved by 6.22% compared to devices prior to the introduction of C60. After bending, the difference in hysteresis became even more pronounced. As shown in Fig. 4c, the device without the C60 buffer layer exhibited aggravated hysteresis behavior due to mechanical damage in the TiO2 layer, whereas the device incorporating the C60 buffer layer maintained superior mechanical and electrical stability. Fig. 4d illustrates the EQE values of cells with and without C60 incorporation after bending to a diameter of 10 mm. It is evident that the EQE values of the cells without C60 are significantly lower than those of the cells with C60. This finding suggests that C60 not only enhances charge extraction through surface modification but also partially prevents degradation of the TiO2 layer during bending. Fig. 4e–h show box plots comparing the Voc, Jsc, FF, and PCE values of 16 SS-based PSCs with and without C60 incorporation after bending to a diameter of 10 mm. When a 20 nm thick C60 layer was incorporated into SS-based PSCs, post-bending performance significantly improved compared to devices without the C60 layer. While the FF showed a slight increase, noticeable enhancements were observed in the Voc, Jsc, and PCE. This improvement is attributed to the ability of C60 to reduce defects at the TiO2 interface, suppress interfacial recombination, and mitigate structural damage to the TiO2 layer during bending. These properties allow the device to maintain high performance under mechanical stress. The incorporation of C60 demonstrates significant potential for enabling the application of SS-based PSCs in BIPV and VIPV systems. The performance of previously reported SS-based PSCs has been summarized in Table S3, ESI.†
To understand why the incorporation of C60 prevents performance degradation in SS-based PSCs after bending, the stress concentration factor (K) was analyzed.47 K quantifies the concentration of stress due to load transfer obstruction at specific points, such as notches and tips. The value of K is governed by the following equation:48,49
![]() | (4) |
![]() | (5) |
To evaluate the impact of TiO2 substrate fracture on conductivity, C-AFM measurements were conducted. Fig. 5c presents the results for the device without C60 after bending. The dark regions represent non-conductive areas, while the bright regions indicate conductive areas.50,51 The film without C60 exhibited an average current level of 2.38 nA. In contrast, when C60 was incorporated, the film displayed significantly higher conductivity, as shown in Fig. 5d.52,53 The average current level increased to 6.54 nA. This observation aligns with the previously reported efficiency data for SS-based PSCs, demonstrating a similar trend. These findings indicate that the incorporation of C60 effectively reduces stress on the TiO2 layer during bending, contributing to the maintenance of the device's efficiency under mechanical stress. To further investigate the effects of the C60 layer on charge extraction and device stability under bending conditions, electrochemical impedance spectroscopy (EIS) measurements were performed. The Nyquist plots in Fig. 5e compare the EIS data of devices with and without the C60 layer before bending. The device with C60 exhibits a significantly smaller semicircle in the high-frequency region, indicating a reduced charge transfer resistance (Rtrans). This improvement is attributed to the C60 layer's ability to enhance charge extraction at the MAPbI3/TiO2 interface by reducing interfacial defects and facilitating efficient electron transport. Furthermore, the semicircle in the low-frequency region, representing recombination resistance (Rrec), is notably larger in the device with C60. The increased Rrec demonstrates effective suppression of charge recombination at the interface, contributing to the enhanced performance of the device.54 Fig. 5f illustrates the EIS data for devices with and without the C60 layer after bending. Bending introduces mechanical stress that degrades the TiO2 layer and increases interfacial defects. For the device without C60, Rtrans increases significantly, as evidenced by the enlarged high-frequency semicircle. In contrast, the device with C60 maintains a relatively smaller Rtrans, emphasizing the protective role of C60 in preserving charge transport pathways. Additionally, while the low-frequency semicircle (Rrec) shrinks for both devices due to increased defect density caused by bending, the reduction in Rrec is less pronounced in the device with C60. This indicates that the C60 layer mitigates recombination losses even under mechanical stress. These findings confirm that the incorporation of C60 not only enhances charge extraction efficiency but also provides improved structural stability to the device under bending conditions. These improvements reflect not only reduced surface stress but also enhanced interfacial integrity and defect tolerance enabled by the C60 layer. By reducing stress concentration factors, facilitating efficient electron transport, and suppressing charge recombination, the C60 layer significantly contributes to the mechanical and operational stability of SS-based PSCs.54
To evaluate the morphological and functional stability of C60-incorporated SS-based PSCs under mechanical deformation, PCE measurements were conducted under various static and dynamic bending conditions. Rather than aiming to extract classical mechanical parameters, this experiment was designed to assess the device performance and interface durability under realistic bending stress. Fig. 6a presents the results of PCE measurements as the bending diameter was adjusted from a flat state to a diameter of 5 mm. The PCE degradation rate was significantly lower in devices with C60 incorporation compared to those without, suggesting enhanced tolerance to bending-induced morphological disruption. Fig. 6b displays images of the devices at bending diameters of 12 mm, 9 mm, and 5 mm, illustrating their structural flexibility under increasing mechanical strain. In the second evaluation, dynamic mechanical stress was applied via repeated bending cycles. As shown in Fig. 6c, when the number of bending cycles increased from 0 to 100, devices with C60 incorporation exhibited a markedly lower PCE degradation rate compared to the control. Fig. 6d shows representative images during cyclic deformation. Finally, Fig. 6e illustrates the long-term PCE stability under sustained static bending (10 mm diameter) over 100 hours. Devices with C60 maintained significantly higher PCE values compared to those without C60, indicating suppressed degradation under prolonged mechanical stress. These results demonstrate that C60 incorporation improves the mechanical reliability of SS-based PSCs not by altering classical stress distributions, but by mitigating localized morphological damage and enhancing interfacial durability under bending.
Footnotes |
† Electronic supplementary information (ESI) available. See DOI: https://doi.org/10.1039/d5el00037h |
‡ These authors contributed equally to the work. |
This journal is © The Royal Society of Chemistry 2025 |