Open Access Article
Shubhranshu Bhandari
*a,
Sreeram Valsalakumara,
Yusuf Chanchangia,
Prabhakaran Selvarajab and
Tapas K. Mallicka
aEnvironment and Sustainability Institute, University of Exeter, Cornwall, UK TR10 9FE. E-mail: s.bhandari@exeter.ac.uk; shubhranshu0094@gmail.com
bWolfson School of Mechanical, Electrical and Manufacturing Engineering, Loughborough University, UK LE11 3TU
First published on 6th March 2023
Perovskite devices can play a critical role as tunable semi-transparent photovoltaics managing the buildings' energy health for energy harvesting, storage and utilization. Here we report ambient semi-transparent PSCs with novel graphitic carbon/NiO-based hole transporting electrodes having variable thicknesses achieving a highest efficiency of ∼14%. On the other hand, the altered thickness produced the highest average visible transparency (AVT) of the devices, nearly 35%, which also influenced other glazing-related parameters. This study envisages the impact of the electrode deposition technique on indispensable parameters like colour rendering index, correlated colour temperature, and solar factor evaluated using theoretical models to illuminate these CPSCs' colour and thermal comfort for BIPV integration. The solar factor value between 0 to 1, CRI value >80 and CCT value >4000 K make it a significant semi-transparent device. This research work suggests a possible approach to fabricating carbon-based PSC for high-performance semi-transparent solar cells.
Here we report the utilization of novel graphitic carbon nanoparticles (CNP) synthesized from plant materials and NiO as a hole transporting electrode (HTE) having variable thicknesses for CH3NH3PbI3 based PSCs with an FTO/compact TiO2/brookite TiO2/perovskite/graphitic CNP–NiO architecture. The method is based on a fully wet deposition process, which takes less time and utilizes a combination of spin-coating and blade-coating methods. The thickness of the HTE was varied by 1-step to 3-step deposition with a sheet resistance variation of ∼12 to ∼25 ohm. In connection, an impressive photovoltaic parameter with an overall average PCE of ∼11% was achieved for these carbon-based devices. The influence of thickness significantly altered the AVT (average visible transmittance) of the devices as well attaining an overall average of ∼31%, which influenced the calculation of the glazing-related parameters like correlated colour temperature (CCT), colour rendering index (CRI), solar factor (SF), and subjective rating (SR). We believe this finding reports an excellent combination of photovoltaics and optical performances of graphitic carbon-based PSC (CPSC) via thickness engineering as a futuristic approach for building-integrated photovoltaics.
:
1 molar ratio) precursor solution (4
:
1 DMF
:
DMSO) with an appropriate amount (50 μl) was spin-coated at 1000 and 5000 rpm for 10 s and 20 s, respectively. During the last 10 s of rotation, chlorobenzene (400 μl) was splashed from the top. Then the devices were heated at 100 °C for 10 min and cooled down to room temperature. Finally, the low-temperature carbon/NiO composite HTE was deposited by screen printing and heated at 100 °C for 10 min (this step was done 1 to 3 times). The carbon paste was prepared by mixing graphite (Aldrich; product number: 282863) and graphitic carbon nanoparticles (2
:
1 w/w) uniformly in ∼8 g terpineol via ball milling for 2 h. Then, 1.8 ml TTIP, 0.2 ml Hac (glacial acetic acid), 5 ml ethanol and 2.5 g NiO (Sigma-Aldrich; Product code: 637130) were added to the mixture by ball milling for another 10 h to gain homogenized carbon paste.
The theoretical calculations for the optical performance of devices have been detailed in the ESI.†
![]() | ||
| Fig. 1 (a) Top surface SEM of carbon electrode and (b) schematic diagram of the semi-transparent PSC. | ||
The fabricated devices were initially tested with cross-sectional SEM to understand the layer thickness. The brookite and perovskite layers had thicknesses of ∼200 and ∼400 nm, respectively (Fig. S1, ESI†). Next, the photovoltaic performance was determined using the solar simulator and I–V tracer. The current density vs. voltage (J–V) characteristic measurement was performed under simulated AM 1.5 (100 mW cm−2) for the three different types of devices, as shown in Fig. 2a. Table 1 provides information about efficiency, short circuit current density (JSC), open-circuit voltage (VOC) and fill factor (FF) of the champion CPSCs of each set considering an active area of 0.12 cm2 by masking in reverse bias condition. Six devices were fabricated for each set in a batch to visualize the reproducibility of the results, as shown in Fig. S2b, ESI.† The hysteresis effect on the photovoltaic performance for champion devices has been displayed in Fig. S3, ESI,† which suggests minimal changes in forward and reverse bias conditions making the cells efficient. The average photovoltaic performances of devices are given in Table S2, ESI.† The one-step printed devices showed average PCE values of 8.5%. The two-step printed devices showed an average PCE of 10.3%. In the case of three-step coated CPSCs, an average PCE of 12.7% was observed. The effect of NiO and CNP for the devices were also observed by developing PSCs without NiO and CNP, as illustrated in Fig. S4, ESI.† The results imply maximum PCE of 10.5% and 12% for devices without NiO and CNP, respectively. Similarly, the effect of 4 step coating shows similar average PCE for the devices which implies three step coating as the saturation point.
| Printing step | JSC (mA cm−2) | VOC (mV) | FF (%) | PCE (%) | Integrated JSC from IPCE (mA cm−2) |
|---|---|---|---|---|---|
| One step | 18.65 | 935.4 | 55.5 | 9.68 | 17.0 |
| Two step | 20.01 | 980.6 | 58.2 | 11.4 | 18.5 |
| Three step | 22.39 | 1028.5 | 60.8 | 14.0 | 20.6 |
Further, the electrochemical impedance spectroscopy (EIS) measurements were carried out to understand the charge transport properties at different interfaces. The EIS spectrum (Nyquist plot) with the equivalent circuit diagram of the concerned CPSCs was recorded under dark at 0.9 V bias from 1 MHz to 10 mHz, as shown in Fig. 2b. The EIS analysis showed two semi-circle systems in the Nyquist plot. By using EC-lab software, the best fit was obtained for the given circuit diagram (inset Fig. 2b).
In the circuit diagram, RS represents the series resistance, including the resistance of FTO and HTE systems. RCT is the charge transfer resistance at the perovskite/carbon interface, and Rrec is the charge recombination resistance at TiO2/MAPbI3 interface.17 The small parabola in the high-frequency region for the three-step printed device indicates lower charge exchange resistance from perovskite to carbon counter electrode (HTE), enhancing the fill factor as reflected from J–V characterization. On the other hand, the large Rrec value implies a slow charge recombination process or a low charge recombination rate. This low recombination rate is responsible for high values of JSC and VOC, which are reflected in the J–V curves. Devices with higher RS values should have lower efficiency, which can be observed in Table 2.
| Printing step | RS (ohm) | RCT (ohm) | Rrec (ohm) |
|---|---|---|---|
| One step | 67.1 | 198.8 | 149.8 |
| Two step | 60.74 | 133.9 | 156.7 |
| Three step | 51.8 | 94.14 | 238.0 |
The other important factor in confirming the nature of devices was incident photon to electron conversion efficiency (IPCE) determination. It showed high external quantum efficiency (EQE) for the devices, as displayed in Fig. 2c and the integrated current density values closely matched with J–V data. Fig. 2c also implies nice IPCE coverage in the range of 400 to 700 nm for different champion devices indicating good perovskite film quality. To clarify the reliability of the cell performance box and whiskers plot of the PCE for each type of device is given in Fig. S2, ESI.† After realizing the device's photovoltaic properties, the semi-transparent nature of the CPSCs was examined. The transmittance of the different sets of devices is shown in Fig. 3 (data obtained from UV-visible spectrophotometer), which implies the highest AVT for the single-step printed devices. The AVT values observed for the champion device of each set are given in Table 3. An impressive value of 34.3% was noticed for the single-step coating of the counter electrode in CPSC, although the photovoltaic performances of these devices are the poorest. AVT of devices without any carbon bar HTE system was also observed to understand the difference, which showed an impressive value of >50%. The inclusion of three layers severely damages the AVT of the devices, although they have produced better photovoltaic data. Next, different glazing-related parameters were calculated for these CSPCs using theoretical models and equations following previous literature.42 CCT and CRI are two important parameters for glazing purposes. Typically a CCT value between 3000 and 7000 K is suitable for entering daylight through glazing. On the other hand, a CRI value near 100 is highly favourable, although values ≥80 are also acceptable. The observed CCT and CRI values for prepared CPSCs are fascinating, as shown in Fig. 4. The highest CCT and CRI were observed for the devices with lower AVT, i.e. the triple-printed devices showed higher CCT and CRI along with high PCE values as well (Table 3).
| Printing step | AVT (%) | CCT (K) | CRI | SF |
|---|---|---|---|---|
| One step | 34.3 | 4436.09 | 80.3 | 0.57 |
| Two step | 31.2 | 4318.52 | 80.4 | 0.53 |
| Three step | 28.4 | 4547.68 | 82.1 | 0.52 |
![]() | ||
| Fig. 4 (a) CCT vs. AVT and (b) CRI vs. AVT of the champion devices fabricated by variable electrode deposition steps. | ||
Further, the SF and SR of the devices were evaluated. The SF value indicates the protection parameter from the solar radiation, which is usually between 0 to 1. The value near zero implies the best protection from solar radiation. The SF values significantly suggest the lowest value for the lower AVT based devices pointing to more suitable protection from solar radiation. Table 3 and Fig. 5a give the idea of the SF parameter. The trends reflect convenient colour comfort as well as radiation control for the devices having lower values of AVT and higher PCE.
![]() | ||
| Fig. 5 (a) SF vs. AVT of the champion CPSCs considering each type and (b) SR of the champion devices considering a clear sunny day of Cornwall in Summer. | ||
Finally, the SR of the CPSCs were considered taking into account the clear sunny day of Cornwall during the summer, as shown in Fig. 5b. SR dictates the glare daylight control potential, and values ≥2.5 become intolerable. The fabricated devices showed the potential for daylight control during the clear sunny day of summer, which makes them highly suitable for cloudy or intermittent cloudy conditions.
Noticeably the SR value is near the acceptable range for the devices with higher AVT. Although high PCE devices have better protection from solar radiation, they lack daylight control through glazing. This indicates the difficulty of attaining colour comfort and glare daylight control potential in the same device.
Finally, the stability of the devices was observed under ambient conditions kept in the dark. Devices with one-step coating were found to be less stable compared to three-step CNP coating. Usually, carbon as a counter electrode protects devices from atmospheric (air and moisture mainly) interaction; thus, the thickness of the HTE produced the differences in stability, as shown in Fig. S5, ESI.† The maximum stability of three-step carbon-coated devices was ∼600 h with a loss of approximately 10% of initial efficiency.
Footnote |
| † Electronic supplementary information (ESI) available. See DOI: https://doi.org/10.1039/d2ra08198a |
| This journal is © The Royal Society of Chemistry 2023 |