Black silicon: fabrication methods, properties and solar energy applications

Xiaogang Liu,ab Paul R. Coxon,c Marius Peters,b Bram Hoex,b Jacqueline M. Cole*ad and Derek J. Frayc

Black silicon (BSi) represents a very active research area in renewable energy materials. The rise of BSi as a focus of study for its fundamental properties and potentially lucrative practical applications is shown by several recent results ranging from solar cells and light-emitting devices to antibacterial coatings and gas-sensors. In this paper, the common BSI fabrication techniques are first reviewed, including electrochemical HF etching, stain etching, metal-assisted chemical etching, reactive ion etching, laser irradiation and the molten salt Fray-Farthing-Chen-Cambridge (FFC-Cambridge) process. The utilization of BSI as an anti-reflection coating in solar cells is then critically examined and appraised, based upon strategies towards higher efficiency renewable solar energy modules. Methods of incorporating BSI in advanced solar cell architectures and the production of ultra-thin and flexible BSI wafers are also surveyed. Particular attention is given to routes leading to passivated BSI surfaces, which are essential for improving the electrical properties of any devices incorporating BSI, with a special focus on atomic layer deposition of Al2O3. Finally, three potential research directions worth exploring for practical solar cell applications are highlighted, namely, encapsulation effects, the development of micro-nano dual-scale BSI, and the incorporation of BSI into thin solar cells. It is intended that this paper will serve as a useful introduction to this novel material and its properties, and provide a general overview of recent progress in research currently being undertaken for renewable energy applications.

1 Introduction

Black silicon (BSI) refers to silicon surfaces covered by a layer of nano- or fine micro-structures, which effectively suppresses reflection, while simultaneously enhancing the scattering and absorption of light. As a consequence, the silicon wafers appear black, instead of the silver-grey typical of planar silicon wafers. BSI possesses many attractive properties, such as low reflectance, a large and chemically active surface area, super-hydrophobicity, and a high luminescence efficiency when surface feature sizes are reduced to a few nanometers. Consequently, BSI has been applied to a wide range of applications, such as micro-electro-mechanical systems (MEMS), chemical- and bio-sensors, optoelectronic and photonic devices, drug delivery, lithium-ion batteries, and photoelectrochemical splitting of water, bactericidal media, and as a “self-cleaning” surface. It can also function as a precursor host for the deposition and nano-patterning of other materials to facilitate more versatile applications or act as a supporting platform for chemical and physical reactions, such as...
as in desorption-ionization on silicon (DIOS) mass spectroscopy,\textsuperscript{29} high speed metal-oxide catalytic growth of carbon nanotubes,\textsuperscript{30} and direct-laser writing induced 3D-polymer polymerization.\textsuperscript{31}

BSi also features highly in solar cell research, particularly as a highly-absorbent textured front surface. In recent years, the photovoltaic (PV) applications of BSi have been extended into other fields, such as wafer impurity gettering and thin wafer production in a kerfless porous silicon process. To this end, over the past 15 years, many new BSi fabrication techniques have emerged and matured. Important design knowledge of BSi solar cells has been gained and a number of innovative solar cell architectures have been developed with a strong potential to further advance the power conversion efficiency of silicon solar cells at a decreasing cost.\textsuperscript{32–36} In parallel, the global photovoltaic industry is experiencing a rapid growth with a global installed capacity of 31.1 GW in 2012 alone and a cumulative installed capacity of 102.2 GW from 2000 to 2012. Additionally, the oversupply of photovoltaic module production capacity to actual global installation of \~150–230\% in recent years sends a strong signal for product differentiation and new concepts to improve the cost-to-performance ratios of solar modules.\textsuperscript{37}

In this paper, we provide a comprehensive review on the recent progress of BSi research and its application in solar cell technologies. This paper is organized as follows: first, different BSi fabrication techniques are introduced and their pros and cons are critically analyzed. The applications of BSi in solar cells are then examined, summarizing important design knowledge gained through the work of various research groups. Owing to the importance of surface passivation in BSi, we then consider different surface passivation techniques, and present perspectives on three potential research directions on BSi solar cells for the future. It is hoped this paper will systematically organize previous knowledge across the reported literature in an accessible manner and greatly facilitate the new development of BSi research from a photovoltaic perspective.

## 2 Black silicon fabrication techniques

Over recent decades, a range of BSi fabrication processes has been developed. In this section, the major techniques are reviewed. The discussion of electrochemical HF etching and stain etching is relatively brief, since these two techniques are well established and their PV applications have been reviewed

---

**Xiaogang Liu** is a fourth-year PhD student at the University of Cambridge, under the supervision of Dr Jacqueline M. Cole. Xiaogang holds two master degrees in Materials Sciences and Engineering, from the National University of Singapore (NUS) and Massachusetts Institute of Technology (MIT; 2009), respectively. His research focuses on the development of new materials for light harvesting and emission applications.

**Paul Coxon** is a postdoctoral research associate in the University of Cambridge. He holds a master degree in Physics (2005) and a PhD degree in nanomaterials (2010) from the University of Newcastle upon Tyne. He worked as Senior Research Associate at the University of East Anglia investigating nanoparticle films for thermoelectrical applications. His current research focuses on electrochemical methods of black silicon production for antireflection coatings in silicon solar cells.

**Ian Marius Peters** is a research fellow at the Solar Energy Research Institute of Singapore (SERIS) in NUS. At SERIS, he heads the PV simulation and modeling group. He holds a bachelor degree (2006) and a PhD degree (2009) both in Physics from the Albert-Ludwigs University in Freiburg, Germany. Between 2004 and 2011, he worked at the Fraunhofer Institute for Solar Energy Systems (ISE) in Freiburg, Germany and joined NUS in 2011. His research focuses on optics and photonics for solar cells, novel solar cell concepts and PV simulation from fundamentals to systems.

**Bram Hoex** is a Director and Group Leader at SERIS in NUS. He holds a MSc and a PhD degree in Applied Physics from the Eindhoven University of Technology. His research focuses on advanced fabrication and characterization of high-efficiency silicon wafer solar cells. In 2008 he was awarded the Solarworld “Junior Einstein Award” and Leverhulme “Technology Transfer Award”.

---
elsewhere in the literature. Instead, we focus more on the latest developments in the field. More details are given on some recent etching methods, including metal-assisted chemical etching, reactive ion etching, laser irradiation and the Fray-Farthing-Chen-Cambridge (FFC-Cambridge) process (electrochemical reduction of SiO₂ method). However, we will not cover the bottom-up approaches for growing silicon nanostructures, such as the VLS method, chemical vapor deposition, and the like, owing to their slow growth rate and relatively high costs, which are not feasible for solar cell applications. Although incorporating photolithography and etching masks affords a wide range of periodic micro- and nanostructures, we refrain from detailed discussions for the same reason, only briefly covering their applications where necessary.

2.1. Electrochemical etching

Electrochemical HF etching of silicon was first introduced around five decades ago, and has become increasingly popular since the discovery of luminescence from porous silicon, serving as a precursor for the production of a new class of silicon nanomaterials. During this process, a silicon wafer is tied to the anode of an electrochemical cell, immersed into a solution containing HF, H₂O and ethanol (Fig. 1). In this solution, HF is responsible for removing silicon oxide produced during the etching reaction by forming a water soluble complex; H₂O participates in the oxidation reaction, and can be added to control the aqueous concentration of HF, [HF], and the corresponding reaction rate; ethanol is often added to reduce silicon surface tension and improve wettability, allowing the release of H₂ formed during the reaction and the infiltration of HF into the silicon pores.

Applying a voltage bias or current initializes the etching reaction. According to the current density, the etching can be classified into three regions. In the low current density region, the etching reaction is limited by silicon oxidation, leading to the formation of porous silicon. In the high current density region, a large number of holes are injected into the bulk material and diffuse over the entire surface of the wafer. In

Jacqueline M. Cole is Head of the Structure & Dynamics group at the Cavendish Laboratory, University of Cambridge, UK. She concurrently works at Argonne National Laboratory, USA, who hosts her Fulbright Award (2013–2014). Jacqueline holds a PhD degree in Chemistry from the University of Durham (1997) and a PhD degree in Physics from the University of Cambridge (2010). She is primarily engaged in the design and functionalization of new materials for optoelectronic applications, with a specific focus on materials for energy. She has received a number of awards including: the first British Crystallographic Association Chemical Crystallography Prize (2000); the 18th Franco-British Science prize (2006); the Brian Mercer Feasibility Award (2007); and the Royal Society of Chemistry SAC Silver Medal (2009).

Derek Fray is Director of Research and Emeritus Professor of Materials Chemistry in the Department of Materials Science and Metallurgy, University of Cambridge. He has degrees from Imperial College London and has been an Assistant Professor at MIT and a Professor at the University of Leeds. He holds many international awards and was elected as a Fellow of the Royal Academy of Engineering in 1989 and a Fellow of the Royal Society in 2008. His research interests encompass novel methods of materials processing and has spun out several companies.
this case, the etching reaction is limited by the removal of the oxide; consequently, the wafer becomes electrochemically polished. Between these two regions, there exists a transition region, where randomly distributed nano-pillars can be produced without using a mask. The exact current density values defining these three regions depend on the doping types and concentrations of the wafers, [HF], illumination conditions and so forth. For a moderately doped p-Si wafer in 1% HF solution in the dark, the maximum current for porous silicon production amounts to $\sim 3 \text{ mA cm}^{-2}$; electrochemical polishing occurs as the current density exceeds $\sim 5.5 \text{ mA cm}^{-2}$. With a photolithography defined mask, three-dimensional micro- and nano-structures can be fabricated, during which only selected areas are electrochemically polished. For the sake of BSi, however, our subsequent discussion will only focus on the low current region.

The etching reaction in the low current region is mainly controlled by adjusting the current density, [HF], etching time and illumination. The resulting silicon pore sizes increase as the current density rises, or as [HF] drops. The pore depths propagate as etching time increases. When moderately doped n-Si is used, illumination is often employed, since hole generation is a limiting factor during the etching of this type of wafer in the dark (Fig. 1b).

The resulting pore morphologies also depend on the wafer doping type and dopant concentration. Put simply, for p-Si, the pore size increases with doping concentration, from 1 to 100 nm; for n-Si, it decreases with doping concentration, from 10 μm to 10 nm.

For most typical laboratory-based synthesis methods, the most convenient and flexible control parameters during electrochemical etching are current density and etching time. By applying a constant current, the porosity of a silicon wafer remains the same as its pores grow into the substrate (Fig. 2a). In contrast, changing current density and its related time profile can create structures with gradual variations or step changes in its porosity and refractive index. For example, Striemer and Fauchet continuously varied the etching current during their electrochemical etching from 100 mA to 0 mA over 10 s, and produced a gradual change of porosity from $\sim 99\%$ to $\sim 33\%$ (Fig. 3). Their porous layer demonstrated better optical performance than the homogeneous porous silicon film, with a weighted reflectance of only 3.7% at a thickness of 107 nm (Fig. 4). In contrast, the homogenous porous silicon often requires a thickness of several μm to achieve the same level of reflectance. A thick porous layer, however, is incompatible with a thin film solar cell bearing a junction depth of only $\sim 350 \text{ nm}$, since this layer itself may absorb, and hence waste, a substantial amount of light.

By employing a similar strategy, Ma and co-workers used electrochemical etching to form a multi-layer porous silicon structure with gradual change of porosity and refractive index from air to silicon bulk, with a total thickness of 4.1 μm. The resulting structure effectively suppresses the light reflectance to less than 5% in both the visible and IR regions (from $\sim 350 \text{ nm}$ to $\sim 3.3 \mu m$). Ariza-Flores et al. fabricated 235 nm-thick porous...
Review Energy & Environmental Science

semi-automated pilot line (SEMSYSCO PoSi), which is able to

considering only the solar spectrum region, Osorio et al. also designed a three-layer porous silicon structure with porosity at 89%, 70% and 41% possessing a corresponding thickness of 75 nm, 56 nm and 39 nm, respectively. Its theoretical optical transmittance of 95.7% has been experimentally verified. Note that Osorio et al. took into account light absorption in the porous layer and optimized their structure based on the maximum optical transmittance, instead of the minimal reflectance.

Multi-layer porous silicon is composed of layers with different refractive indices. Interference within these layers can be used to create selective reflectance or transmission by making use of the antireflection and the Bragg effects. Consequently, the etched silicon wafers exhibit different colors under white illumination (Fig. 5). Similarly, the reflection properties of the multi-layer structure, the so-called super-lattice, can be altered for a wide range of photonic and optical devices, such as a distributed Bragg reflector, micro-cavity, and Rugate filters.

Electrochemical HF etching is low cost, easy to implement, compatible with standard microelectronic fabrication techniques, and allows the creation of porous silicon with a wide range of structures and applications. It can be applied to both crystalline silicon (c-Si) and multicrystalline silicon (mc-Si). While it has been a concern to apply this technique to handle large surface areas, such as in demand for industrial applications, owing to the required high current, Semi-conductor Systems Corporation (SEMSYSCO) has introduced a semi-automated pilot line (SEMSYSCO PoSi), which is able to handle up to 216 wafers per run. Nevertheless, maintaining a uniform current density over a large surface area is likely to be a challenging task for applying electrochemical HF etching to a large-scale industry process.

2.2. Stain etching

Stain etching employs HF and HNO3 to perform chemical etching of silicon, leading to the formation of porous silicon. H2O and/or acetic acid are often added to dilute [HF] and [HNO3], while acetic acid also acts as a wetting agent. The etching action of HF–HNO3 is based on a successive oxidation-followed-by-dissolution process, in which HNO3 is responsible for injecting holes and oxidizing silicon, and HF for removing the oxide formed.

By controlling the concentration ratio of HF and HNO3, or \( C = [HF]/[HNO_3] \), different silicon surface morphologies can be formed. In short, when [HF] is high and [HNO3] is low, the etching rate is determined by the oxidation rate, and porous silicon is formed in this region for both n- and p-Si. In contrast, when [HNO3] far exceeds [HF], the etching reaction is limited by the removal of silicon oxide via HF. In this high [HNO3] region, HF–HNO3 is often used for silicon surface cleaning and damage removal, or surface polishing. By properly adjusting \( C \), one may also texture mc-Si, when conventional alkaline chemical etching is not suitable, due to its anisotropic nature and the diverse crystal orientations on a mc-Si wafer. Owing to its similarity to electrochemical HF etching (Section 2.1), stain etching is often considered as a localized electrochemical etching process. It bears some similarity to metal-catalyzed chemical etching methods (Section 2.3), since HNO3 reduction is autocatalytic, due to the formation of an intermediate compound, HNO2.

However, in contrast to the other two techniques, stain etching also removes the top surface of silicon at a relatively high rate. This effect impacts in two ways. First, it produces a gradual transition in porosity, i.e., from silicon bulk to 100% porosity (Fig. 2b). Second, there is an upper limit for the thickness of the porous layer produced by stain etching. This is because the pore propagation rate drops as the porous silicon layer becomes thicker, due to the lower diffusion rate of reactants and reaction products within the deep pores. When this rate matches the etching rate at the top surface of the porous layer, the maximum thickness of the porous layer is achieved.

While the exact value of this maximum thickness varies according to experimental conditions, 300–400 nm has been reported for p-Si with a boron doping concentration of \( 2 \times 10^{15} \) atom per cm\(^3\). This maximum thickness, however, increases in line with the silicon doping concentration. For example, 700–800 nm has been reported for a boron doping concentration of \( 2 \times 10^{16} \) atom per cm\(^3\), and infinite for \( 10^{18} \) atom per cm\(^3\). This phenomenon can be explained by the presence of a higher number of active structural defects in highly doped silicon, which can easily be attacked by the etchant and thus boost the rate at which pores propagate.

Another important control parameter of stain etching is represented by \( C \times t \), where \( C = [HF]/[HNO_3] \) and \( t \) is the

![Fig. 5 Multi-layer porous silicon samples under the illumination of a white fluorescent lamp, exhibiting different colors: (a) green; (b) red; (c) purple; and (d) orange. Only a circular area of ∼4 cm\(^2\) has been electrochemically etched for each wafer and displays different colors, while the untreated area reflects white light. Adapted by permission of Elsevier.](Image)
etching time. Since stain etching works in the low [HNO₃] region and HNO₃ is a reaction limiting factor, increasing [HNO₃] scales up the etching rate. Similarly, extending the etching time affords a thicker porous layer (when the film thickness is less than the maximum achievable thickness). Consequently, a constant \( C \times t \) leads to the formation of a porous silicon layer with an approximately fixed layer thickness; the reflectance of the porous silicon drops, when \( C \times t \) increases. Nevertheless, varying \( t \) changes the wavelength at which the reflectance is at the minimum (Fig. 6), and changing \( C \) has a greater impact on the absolute reflectance value. By tuning these two parameters, one can adjust the effective refractive index of the porous layer from 1.5 to 2.2.⁴¹

A modified version of stain etching was introduced by Bes-sais et al.⁴³–⁴⁸ Instead of performing the etching in the solution phase, they used HF and HNO₃ vapors. It was found that a luminescent white powder made of \((\text{NH}_4)_2\text{SiF}_6\) is produced when the HF–HNO₃ gas volume ratio is between 2 : 1 and 4 : 1. As this ratio rises above 9 : 1, porous silicon is formed.⁶⁷ The resulting structure forms interconnected clusters, containing dot-like silicon particles. In this case, pore propagation is perpendicular to the substrate surface. This feature is similar to that of electrochemical etching, but in contrast to stain etching, which affords curved pore propagation. Moreover, the reaction rate of chemical vapor etching is much lower than that of stain etching, causing less damage to other materials, such as metal lines, deposited on the silicon surface. This technique also allows the fabrication of much thicker porous layers, (>100 \( \mu \text{m} \)).⁶⁶

Stain etching is an economic and facile route for scaling up, owing to its wet process character. It is also fast and able to suppress silicon reflectance to below 10% within a short time frame (on the order of 10 s).⁴⁸ The resulting surface nanostructures display strong luminescence due to quantum confinement, and can be used for optoelectronic applications.⁴⁹–⁵⁰ Stain etching also works well on c-Si and mc-Si, and is only slightly grain-dependent.⁵¹ However, it offers less control compared with other techniques, and is not suitable where very thick porous layers are desired. As a result, this technique remains relatively unpopular.

### 2.3. Metal-assisted chemical etching

Silicon can be etched in the presence of HF and an oxidative agent, catalyzed by noble metals, to form micro-/nano-structured surfaces with various morphologies.⁹³ This technique has been thoroughly reviewed by Huang et al. in 2011.⁹² Here, we briefly summarize its mechanism and interest from the solar cell perspective, and review recent developments.

In a typical etching process, a silicon substrate is partly covered by noble metal nanoparticles, and immersed in a solution of HF and an oxidative agent.⁹²–⁹⁴ For noble metals, gold (Au) and silver (Ag) are the two most popular candidates since they can be deposited onto the surface under vacuum (i.e., via thermal evaporation, sputtering and electron beam evaporation) or in solution (i.e., via electroless deposition and electrodeposition).⁹²–⁹⁴ Vacuum deposition offers a higher degree of control over the metal film morphology, while electroless deposition affords a simpler process and can be adopted when the requirement on silicon surface morphologies is less stringent.⁹² Our subsequent discussion will mainly be based on electroless Au or Ag deposition.

During deposition, a compound containing Au or Ag ions, such as AgNO₃ or HAuCl₄, is added to a HF–H₂O₂ solution. Upon attachment to the silicon substrate, noble metal ions acquire electrons from the silicon valence band and are reduced to form seed nuclei which develop into nanoparticles. Concurrently, these ions inject holes underneath the silicon causing oxidation into SiO or SiO₂, which are then removed by HF.⁹² By the continuous formation of silicon oxide underneath the metal particles and the corresponding removal action by the HF, the metal particles sink into the silicon and create porous

---

**Fig. 6** Reflectance spectra of stain etched porous silicon on a mc-Si wafer. The reflectance over the entire VIS-NIR band is lowered, as the etching time, \( t \), increases and the porous layer becomes thicker. The AM1.5 weighted reflectance from 300–1000 nm amounts to 32.0% (0 s), 18.9% (15 s), 13.6% (20 s), 9.7% (25 s), and 6.3% (30 s), respectively; the corresponding porous layer thickness is ~100 nm (15 s) and ~150 nm (30 s), respectively. Reproduced by permission of the Electrochemical Society.

**Fig. 7** An illustration of the metal-assisted chemical etch process: (1) the reduction of an oxidative agent (such as \( \text{H}_2\text{O}_2 \)) catalyzed by a noble metal particle; (2) the injection of the holes generated during the reduction reaction, into the silicon substrate, with the highest hole concentration underneath the metal particle; (3) the migration of holes to silicon sidewalls and surfaces; and (4) the removal of oxidized silicon via HF.⁹²
structures (Fig. 7). The depth of these pores is proportional to the etching time. Once the desired surface structures are created, the metal nanoparticles are removed by another etchant, such as HNO₃, following a cleaning process.

Metal catalysis plays a key role during the chemical etching process. Koynov et al. showed that without metal catalysis, the etching speed was very low (~1 nm min⁻¹). In contrast, this speed was greatly increased by the addition of Au; ~250 nm high-hillock structures were fabricated within 50–90 s. Consequently, the size and shape of deposited metal particles largely determine the morphologies of the etched surface, since the silicon underneath this metal catalyst is etched much faster. By varying the surface coverage and distance between metal particles, one can create a wide range of surface nanostructures, from BSi layers to nanowires.

Several strategies can be employed to produce more sophisticated structures using metal-assisted chemical etching. For example, the etching can be performed via a two-step process. During the first step, highly dispersed silver nanoparticles are deposited onto silicon, followed by a long etching step to form deep pores. In the second step, more concentrated silver nanoparticles are employed for a quicker etching in order to increase the porosity in the topmost layer. This two-step process leads to a smoother transition of porosity (and the corresponding refractive index) from air to bulk silicon, affording a lower reflectance compared with single-step etching.

Another strategy to produce gradient refractive indices is to use reactive ion etching (RIE; see Section 2.4) to retouch the nanostructures produced by metal-assisted chemical etching. For example, the nanostructures fabricated via Ag catalyzed chemical etching are usually columnar, with near vertical side walls and blunt tips [Fig. 8a and b]. By applying RIE to such structures, needle-like structures can be created [Fig. 8c and d], leading to very good anti-reflection results [Fig. 9]. Li and co-workers coated silicon wafers with such structures (7.1 μm in height and 50–150 nm in diameter) causing its reflectance to decrease to less than 2% from 250–1000 nm (Fig. 9).

Furthermore, densely-packed periodic nanostructures can be obtained by applying a mask, which may be defined by interference lithography, colloidal particle deposition, or phase segregation of block-copolymers.

Although metal removal is often performed after the nanostructure formation, it is not always necessary. Recent work by Guo et al. made use of the deposited metal to produce a conductive BSi surface. In that work, a dual layer of indium (In) and SiO₂ was deposited onto a silicon wafer. The deposited In forms islands and the gap between such islands is enlarged via HNO₃ etching when necessary (from tens to more than 100 nm, or 80 nm in the reported case). Using these islands as a mask, Ag was deposited via a lift-off process, forming an Ag mesh, instead of individual nanoparticles [Fig. 10]. As the Ag catalyzed chemical etching proceeds, the Ag mesh sinks into silicon substrate, in parallel to the nanostructure formation. The resulting structure has a very low reflectance over a broadband (Fig. 11). The weighted reflectance (from 400 to 1000 nm) without any additional antireflection coating was measured at 3.2% and 8.0%, at nanostructure depths of 600 and 200 nm, respectively. In particular, the embedded Ag network effectively minimizes metal shading effects and contributes to the improved reflectance, unlike other exposed metal contacts. While making good contact on nanostructures has been a challenging task, good electrical conductivity (~7 Ω cm⁻¹) has been achieved with an embedded Ag network. Nevertheless, this structural design also introduces an enlarged Si/Ag interface; and the resulting carrier recombination is expected to be high.

In summary, metal-assisted chemical etching is a simple, fast, low cost and versatile process for fabricating a wide range of nanostructures with minimal hardware requirements. The morphologies of the resulting silicon surfaces can be controlled.

Fig. 8 SEM images of (a) top view and (b) side view of a hollow silicon columnar array, formed via Ag-assisted chemical etching; and (c) side view of this array after a quick RIE process, demonstrating hollow needle-like structures, with a height of ~7.1 μm; (d) TEM image of the hollow-needles isolated from the silicon substrate. Reproduced by permission of the Royal Society of Chemistry.

Fig. 9 Reflectance spectrum of hollow-needle arrays of different lengths, i.e. 2.1 μm (black solid line), 3.4 μm (gray solid line), and 7.1 μm (black dash line) in the UV-VIS-NIR region. Reproduced by permission of the Royal Society of Chemistry.
by varying the process parameters, such as the size, shape and surface coverage of noble metal nanoparticles, etchant concentration and the etching time. This etching technique can be applied to c-Si, mc-Si, and amorphous Si (a-Si), as well as other materials, such as GaAs, GaN, and SiC. It has grown increasingly popular over the last decade, especially in a research context, and remains as a mainstream etching method. From a solar cell perspective, however, metal contamination is a major concern with this technique, and a thorough metal removal and cleaning process is required to address this problem.

2.4. Reactive ion etching

The use of reactive ion etching (RIE) to form grass-like BSi surfaces was first reported by Jansen et al. in 1995. This method employs SF$_6$ and O$_2$ gases to generate F$^*$ and O$^*$ radicals. F$^*$ is responsible for etching silicon, producing volatile products such as SiF$_4$. These products, particularly SiF$_4$, react with O$^*$ to form a passivation layer of SiOF$_2$ on a cooled silicon substrate. This passivation layer is partly removed by ion bombardment and the exposed silicon is further etched by F$^*$. The etching reaction is exothermic, and reduces the chance of producing a new passivation layer since SiOF$_2$ is prone to desorption upon heating. In contrast, there is far less ion bombardment on the side walls of the formed silicon columns; so the passivation layer there is largely preserved, preventing further etching. This etching/passivation competition mechanism leads to the formation of random silicon microstructures with very high aspect ratios in a self-masking fashion (Fig. 12).

The morphology of the BSi made in this manner can be adjusted by changing various RIE parameters, such as gas composition and flow rate, system temperature, substrate bias and RF power. By increasing the O$_2$ flow rate, deposition of the passivation layer is enhanced. Raising the temperature increases the desorption rate of the passivation layer; in fact, SiOF$_2$ mostly desorbs as the wafer temperature is raised from $-100^\circ$C to $-60^\circ$C; this effect also indicates that RIE is typically performed at low temperature, i.e., at $-110^\circ$C, and is sometimes referred to as cryogenic RIE in the literature. By tuning the coverage of the passivation layer, one gains control of the nanostructure density. Moreover, increasing substrate bias during the RIE process controls the kinetic energy of the ions and the associated ion bombardment effects, thus determining the etching rate.

In addition to conventional RIE systems, a number of improved experimental setups have been introduced. Yoo et al. designed a multi-cathode RIE setup, making use of the hollow cathode effect (Fig. 13). In this system, a number of cathodes are placed in parallel, allowing multiple wafers to be processed simultaneously. As the parallel-oriented cathodes are negatively biased, electrons are trapped between the electrode plates and produce a high density plasma, approximately one order of magnitude greater than that generated by a standard parallel plate RIE system. Owing to the high plasma density, the etch rate is greatly enhanced. Moreover, this system is also characterized by its low voltage, which ensures less ion-induced wafer damage. Using this system, Yoo and co-workers successfully fabricated “needles” of BSi with diameters of 50–100 nm and heights of $\sim$500 nm. The reflectance of the resulting BSi was close to zero, over the wavelength range from 200 to 1100 nm.

Xia and co-workers employed plasma immersion ion implantation (PIII) to perform SF$_6$/O$_2$ reactions with silicon.
In the PIII setup, a strong negative bias ($-500$ V) is applied to the wafer holder, which is immersed in a plasma cloud. This negative bias repels electrons from the holder, but attracts and accelerates positive ions to the wafer for doping, surface modification, sub-surface chemical reaction and so forth.

It affords simpler machine design and maintenance for large-area and high-throughput processing with a uniform dose. By varying the SF$_6$/O$_2$ gas composition, a wide range of surface structures have been fabricated (Fig. 14) that exhibit a broadband of low reflectance, with weighted value (from 200–1100 nm) down to $\sim 4\%$ in the 400–700 nm region.

Another alternative reactive gas is Cl$_2$, which offers a lower etching rate in comparison to SF$_6$/O$_2$ but is much easier to manage, owing to the formation of nonvolatile by-products, and thus makes the control over the passivation layer deposition and silicon etching comparatively straightforward. Cl$_2$ can also be added into SF$_6$/O$_2$ to enlarge the gas composition working window. Lee et al. claimed that in this new system, the in situ surface damage removal could be realized by properly adjusting the plasma power density and gas composition.

Several other groups have used SiH$_4$, CH$_4$, Ar and H$_2$ as reactive gases to fabricate sharp grass-like silicon tip structures during high-density electron cyclotron resonance plasma etching. In these experiments, the reaction of SiH$_4$ and CH$_4$ forms nano-sized SiC which acts as a silicon mask, leaving the uncovered silicon substrate to be etched by argon and hydrogen plasma. The morphologies of the resulting structures can be easily controlled by adjusting system temperature, gas pressure and composition. Increasing the temperature raises the SiC mask formation rate, and boosts the desorption of reactive ions, such as H, H$^+$, H$_2^+$, Ar$^+$, Ar$_2^+$, ArH$^+$, thus limiting the etching rate. Consequently, the coverage of SiC increases, while the density and length of resulting nano-structures decrease. At a very high temperature, the SiC formation rate becomes so high that the resulting SiC nano-clusters cover the entire wafer surface, preventing further etching. Using this approach, Huang et al. fabricated tapered aperiodic structures with apex diameters of $\sim 3–5$ nm, silicon. Consequently, their RIE produced a high density of pyramid-like structures in the resulting BSi, with average reflectance down to $\sim 4\%$ in the 400–700 nm region.

Another alternative reactive gas is Cl$_2$, which offers a lower etching rate in comparison to SF$_6$/O$_2$ but is much easier to manage, owing to the formation of nonvolatile by-products, and thus makes the control over the passivation layer deposition and silicon etching comparatively straightforward. Cl$_2$ can also be added into SF$_6$/O$_2$ to enlarge the gas composition working window. Lee et al. claimed that in this new system, the in situ surface damage removal could be realized by properly adjusting the plasma power density and gas composition.

Several other groups have used SiH$_4$, CH$_4$, Ar and H$_2$ as reactive gases to fabricate sharp grass-like silicon tip structures during high-density electron cyclotron resonance plasma etching. In these experiments, the reaction of SiH$_4$ and CH$_4$ forms nano-sized SiC which acts as a silicon mask, leaving the uncovered silicon substrate to be etched by argon and hydrogen plasma. The morphologies of the resulting structures can be easily controlled by adjusting system temperature, gas pressure and composition. Increasing the temperature raises the SiC mask formation rate, and boosts the desorption of reactive ions, such as H, H$^+$, H$_2^+$, Ar$^+$, Ar$_2^+$, ArH$^+$, thus limiting the etching rate. Consequently, the coverage of SiC increases, while the density and length of resulting nano-structures decrease. At a very high temperature, the SiC formation rate becomes so high that the resulting SiC nano-clusters cover the entire wafer surface, preventing further etching. Using this approach, Huang et al. fabricated tapered aperiodic structures with apex diameters of $\sim 3–5$ nm, silicon.
base diameters of \( \sim 200 \) nm, and lengths from 1 to 16 \( \mu \)m (Fig. 16). These structures effectively suppress reflection over a broad wavelength range, and across a wide range of incidence angles and for both s- and p-polarized light (Fig. 17). The anti-reflection result improves as the silicon surface structures increase in height. For a heights above 5 \( \mu \)m, the reflectance is below 1\% over 0.5–2.5 \( \mu \)m, and as low as 0.2\% in the 250–400 nm range.\(^{129}\)

Similarly, Chen and co-workers have employed hydrogen bromide (HBr) and oxygen (O\(_2\)) during their plasma enhanced RIE.\(^{130}\) During this process, bromide ions are primarily responsible for etching silicon, resulting in the formation of SiBr\(_4\). This reaction product can also react with O\(^*\) radicals to form random distributed SiBr\(_x\)O\(_y\) particles, acting as etching masks. By adjusting the gas flow ratios (as well as other process parameters, such as substrate temperature) and controlling this etching-passivation competition mechanism, a wide range of nanostructures, such as nanowiskers, nanorods and nanotips, have been fabricated.\(^{130}\)

It is also worth mentioning another deep RIE, or Bosch, process, in which CF\(_6\) and C\(_4\)F\(_8\) are alternatively introduced into the reaction chamber for etching and passivation, respectively.\(^{131,132}\) By repeating this process for hundreds or even thousands of cycles, a very deep and near-vertical silicon needle structure can be fabricated (Fig. 18). Note that this two-step...
cycle process induces an undulating structure on the sidewalls of the silicon needles, with an amplitude of several hundreds of nanometers, in contrast to the smooth side wall produced by cryogenic RIE (Fig. 12). RIE can also be performed in combination with photolithography or colloidal-particle defined masks to produce periodic or quasi-periodic structures. RIE systems are commercially available and are able to process various types of silicon wafers on a large scale. However, its process optimization is relatively complicated, and its cost is also potentially high, owing to the use of vacuum equipment. Moreover, RIE causes significant surface damage to the silicon substrate, reducing the minority carrier lifetime near the surface region (Fig. 19). In order to recover the minority carrier lifetime, a subsequent etching is required to remove the top 20–50 nm of the wafer surface, in addition to a RCA (Radio Corporation of America) cleaning of the sample that removes the metallic and organic contaminants. Additional measures, such as lowering the RF power and substrate bias, limiting the process time and usage of O₂ during RIE etching, and performing wafer annealing at high temperature (i.e., 400 °C) after the etching, also help to improve the minority carrier lifetime, but at the expense of a lower etching or throughput rate and higher cost.

2.5. Laser treatment

Femtosecond-laser (fs-laser) treatment is a versatile technique for performing surface texturing on silicon substrates. By irradiating a silicon wafer with a fs-laser in SF₆, Mazur et al. produced conical silicon spikes up to 50 μm high, with a base area of ~6 × 10 μm², tapering to ~1 μm at the tip. The fs-laser structured silicon micro-spike consists of a crystalline core, a highly disordered surface layer (<1 μm thick), and is covered with silicon nanoparticles of 10–50 nm in diameter [Fig. 20a, c and e]. In these experiments, since the laser pulse is in the sub-picosecond region, thermal equilibrium cannot be established in the silicon substrate. Instead, the excitation of electrons from the bonding to anti-bonding states causes repulsive forces and disorder in the lattice structure while remaining thermally cold. Both experiments and simulation have showed that the covalently bonded lattice becomes unstable and leads to disorder formation upon the excitation of ~10% electrons from the valance band to the conduction band; this mechanism is responsible for the roughened silicon surface.

While the roughened surface texture here greatly minimizes surface reflection, one major advantage of laser treatment in a SF₆ environment is the introduction of sulfur atoms (~1 atom %) and structural defects into the silicon lattice of the final product, thus creating more absorbing states in the sub-band gap region of silicon. These two factors result in ~90% absorption efficiency from 0.25 to 2.5 μm for silicon wafers coated with ~10–12 μm long spikes, compared to an untreated silicon surface, with absorption efficiency of merely ~60% which occurs mainly in the visible region (Fig. 21). Similarly, selenium and tellurium can also be introduced into silicon by spreading their powders onto a silicon substrate or applying ion implantation, followed by laser irradiation. Such doping...
also leads to strong sub-bandgap absorption.\textsuperscript{147,148} It is interesting to point out that ion-implantation can also be applied to BSi fabricated by other techniques, such as metal-assisted chemical etching, to realize sulfur doping and sub-band absorption.\textsuperscript{149}

Owing to laser induced damage, this micro-structured silicon surface is rendered less electronically active.\textsuperscript{150} Post-annealing is often performed to reduce the number of defects and improve carrier mobility, while leaving the silicon surface morphology largely unchanged.\textsuperscript{142} However, the annealing temperature requires careful control, because a low temperature anneal does not remove sufficient defects, causing a poor electronic response in the silicon substrate. In contrast, a high temperature annealing significantly decreases the below-bandgap absorption, degrading the overall photoresponse of the micro-structured wafer.\textsuperscript{146}

Where doping is not required, one may perform laser irradiation \textit{in vacuo}, or in a non-reactive gas environment. In this case, blunted structures are produced.\textsuperscript{139} For example, Sarnet \textit{et al.} have produced microstructures with heights of $\sim 10 \mu m$ and spacings of $\sim 2.5 \mu m$, so-called “penguin” structures, which have much smoother surfaces in comparison to those produced in SF$_6$ (Fig. 22).\textsuperscript{151,152} The penguin structures display a flat high absorbance ($>90\%$) over a broadband (350–1000 nm) and reduce the weighted reflectance of silicon from over 30% to $\sim 9\%$, owing to enhanced light scattering and trapping effects.\textsuperscript{151}

During laser treatment, many parameters can be tuned to optimize the BSi morphology and performance, such as laser polarization, spot size, power density, shot number, scanning parameters, and ambient environment.\textsuperscript{152–154} Laser power mainly determines the ablation and silicon volatilization rate, and the pulse number controls the interaction time of laser and silicon, since a longer interaction time transfers energy to the deeper part of a wafer.\textsuperscript{153} Given a certain amount of laser energy, these two factors can be optimized in order to produce very high spikes. In addition, studies by Huang suggest that laser fluence, the energy delivered per unit (or effective) area, plays a critical role on the resulting surface morphology.\textsuperscript{154} They have shown that as the laser fluence grows, the size of the surface micro- and nano-structures generally increases and the surface roughness is greater. Crucially, the spatial frequency of these features follow a discrete decreasing pattern, \textit{i.e.}, 2f, f, f/2, f/4, and f/8, where f is the fundamental frequency corresponding to near-subwavelength ripples. It is proposed that f/2, f/4, and f/8 are
from the 2-order, 4-order, 8-order grating coupling.\textsuperscript{143} Furthermore, laser treatment can also be performed in water or oil. Much smaller structures, down to sub-100 nm, \textit{i.e.}, one or two orders of magnitude lower than that in the gas environment or \textit{in vacuo}, have been reported.\textsuperscript{155,156} These results can be explained by a combined effect of capillary waves on the molten silicon surface in conjunction with laser-induced etching.\textsuperscript{155} Laser irradiation may also be employed with a periodic mask to produce more ordered micro-spikes on a silicon wafer.\textsuperscript{157}

Laser treatment is not restricted to grain orientation and so can be applied to both c-Si and mc-Si. BSi generated by laser irradiation, especially with sulfur doping, is useful in many different applications. For example, the nanostructured protrusions produced in a SF$_6$ environment are luminescent upon annealing, and the luminescent wavelength can be modified by varying the annealing temperature.\textsuperscript{158} The improved photo-responsivity of the BSi also makes it an ideal photodiode material (Fig. 23).\textsuperscript{146,158} Carey et al. have shown that photodiodes made of n-type BSi demonstrate a higher responsivity than commercially available silicon photodiodes, \textit{i.e.}, two orders of magnitude higher in the visible region and five orders of magnitude higher in the near infrared region.\textsuperscript{146} Moreover, the working window is extended into the infra-red region, owing to the formation of a sulfur-doping induced intermediate band. An avalanche photodiode has also been fabricated with this type of BSi, which offers a lower breakdown voltage (500 V in comparison with 900 V in untextured silicon).\textsuperscript{141} Heavily sulfur doped silicon can also be used to fabricate intermediate band photovoltaics. Nevertheless, Sullivan et al. have shown that the figure of merit of this material is too low for solar cell applications, in contrast to a single bandgap material.\textsuperscript{159}

The laser process is relatively slow in comparison to other etching techniques, especially on an industrial scale, although its processing rate can be improved by increasing laser repetition rate,\textsuperscript{160} or raising laser power/spot size. Furthermore, laser induced material damage can be quite substantial; thorough defect removal etching is required when a high material quality is of great concern, as in the case of photovoltaic applications.

2.6. FFC-Cambridge process

Porous BSi can also be fabricated \textit{via} the FFC-Cambridge process. This process was first developed by Chen, Farthing and Fray to electrochemically reduce TiO$_2$ to Ti in molten salt CaCl$_2$ at \textasciitilde 850 °C.\textsuperscript{162} This simple and cost-competitive approach can also be used to reduce other metal oxides to pure metals, such as Ti, Ta, Cr, and Fe.\textsuperscript{162} Nohira et al. further extended this method to directly reduce SiO$_2$ to silicon (Fig. 24).\textsuperscript{163} In Nohira’s experiment, a \textasciitilde 1 mm thick SiO$_2$ plate was bound by Mo wires, forming a cathode, and immersed into molten CaCl$_2$. The surface layer of the SiO$_2$ plate was first reduced into silicon at the conductor (Mo)–insulator (SiO$_2$)–electrolyte (CaCl$_2$) three-phase interface, upon applying a voltage bias (\textasciitilde 1 V versus Ca$^{2+}$/Ca) to the cathode. The O$^-$ anions extracted during the process, diffuse through CaCl$_2$, reach the graphite anode, and are then oxidized into mainly O$_2$ as well as some CO and CO$_2$ gases.\textsuperscript{164} On the cathode side, the reduced silicon is porous, owing to the removal of oxygen from SiO$_2$; the silicon is also conducting at such a high temperature, with a resistivity of \textasciitilde 0.02 Ω cm.\textsuperscript{165} Consequently, the molten salt infiltrates into silicon pores to form a new conductor (Si)–insulator (SiO$_2$)–electrolyte (CaCl$_2$) three-phase interface, which drives the reduction process. Eventually, after electrolysis for one hour, a \textasciitilde 100–200 μm thick porous silicon layer is produced, with purity higher than 90%.\textsuperscript{163} The resulting silicon possesses good crystallinity, because the transition from amorphous to crystalline silicon occurs above 470 °C.\textsuperscript{166,167}

Since Nohira’s experiments, the silicon reduction mechanism and process control parameters in the FFC-Cambridge process have been analyzed in detail by several groups.\textsuperscript{161,164,166–172} The solubility of O$^-$ ions in the molten salt plays a key role in the process,\textsuperscript{161} where its diffusion in the silicon pores controls the overall SiO$_2$ reduction rate.\textsuperscript{169} Silicon can be successfully produced when the working electrode (cathode) potential is between \textasciitilde 0.70 and \textasciitilde 1.25 V (versus Ca$^{2+}$/Ca), and the reduction rate increases as the cathode potential is lowered. However, when

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{fig23.jpg}
\caption{The responsivity of a BSi photo-detector in comparison to those of standard silicon, InGaAs and Ge.\textsuperscript{160} Reproduced by permission of Laser Focus World.}
\end{figure}

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{fig24.jpg}
\caption{Experimental setup of the FFC-Cambridge process to produce porous silicon.\textsuperscript{168}
}
the working electrode potential drops further, \textit{i.e.}, to 0.35 V, the formation of CaSi and CaSi$_2$ alloys becomes quite significant.\textsuperscript{179}

In addition, one may minimize metal contamination during the SiO$_2$ reduction process by replacing the metal electrode with a silicon plate, which can be directly tied to the SiO$_2$ plate. With this strategy, Yasuda \textit{et al.} obtained a high silicon purity of 99.80\% by following the electroreduction with a melting and solidification process at 1500 °C.\textsuperscript{173}

Using the FFC-Cambridge process, the Fray Group successfully produced a layer of porous silicon by electrochemically reducing a 2 μm thick thermal oxide layer.\textsuperscript{173,174} The porous silicon consisted of globular structures, with diameters of several hundreds of nanometers (Fig. 25). Nano-fibers also exist, with diameters of several tens of nanometers, embedded between these globular structures. The measured reflectance of the porous silicon is \textasciitilde10\% across the entire silicon absorption spectrum (400–1100 nm; Fig. 26), making it an especially viable candidate for an antireflection coating on silicon solar cells.\textsuperscript{174} The presence of nano-fibers also suggests that it has potential luminescent applications upon processing and structural optimization.

The FFC-Cambridge process is a potentially cheaper and simpler process for producing solar grade silicon at scales to meet industrial demands. This technique is highly versatile, and can be used to deposit thin silicon films onto metal sheets,\textsuperscript{180,175} and to fabricate free-standing nanowire arrays.\textsuperscript{176} When used to produce a porous BSi anti-reflection layer, this technique affords little material wastage, owing to its electrochemical reduction nature, in contrast to etching processes. This technique is, however, a high temperature process (\textasciitilde850 °C), which can render silicon wafer prone to Mo and other metal contaminations\textsuperscript{177} and the high temperature may degrade solar cell performance, especially for wafers made from mc-Si, owing to the diffusion of impurities from grain boundaries into grains.\textsuperscript{177}

3 Black silicon properties

BSi possesses a few unique properties not found in bulk silicon,\textsuperscript{80} making it an ideal candidate material for solar cell components:

- Light trapping and anti-reflection, which can be exploited to allow anti-reflection coating (ARC) layers to be fabricated.\textsuperscript{178–180}
- Modified band gaps controlled by impurity doping, which can be employed to design multi-junction solar cells.
- Low mechanical strength, which can be used to easily separate ultra-thin wafers from silicon ingots.
- Gettering effects, the results of large and active surfaces, which can be utilized to reduce impurities in the wafer.

3.1 Anti-reflection coating

3.1.1 Optical characteristics. Optical management in thick wafer-based solar cells is mainly undertaken by reducing front surface reflection, \textit{via} a combined use of anti-reflection (AR) coatings and surface texture. The surface texture additionally acts as a light trap and improves light absorption in the long wavelength range. Industry has traditionally used wet etching to develop textures on silicon solar cells because of its low cost, high etching rate, and good uniformity across large areas.\textsuperscript{80} In (100) c-Si wafers, alkaline wet etching is often adopted to form pyramidal structures that are 5–15 μm deep for light scattering.
and anti-reflection applications, resulting in a weighted reflectance of ~15% on wafers without AR coating (Fig. 27a).\textsuperscript{15,181} Reducing the sizes of these pyramidal structures, i.e., to ~4–6 μm in depth, could lower the weighted solar reflectance to 11.4–12.2%.\textsuperscript{182} By adding a quarter-wavelength AR coating, typically made from SiO\textsubscript{2} or SiN\textsubscript{x}, the fraction of reflected photons can be further reduced to 2% or less for this type of texture. The SiO\textsubscript{2} or SiN\textsubscript{x} coating also improves surface passivation (see Section 4).

Alkaline etching is anisotropic and creates undesirable steps along the grain boundaries in mc-Si wafers (Fig. 27b). Consequently, for mc-Si wafer solar cells, the most common type of solar cells available in the market, isotropic acidic texturing is often employed, affording a weighted reflectance of ~21–25% (from 300 to 900 nm) on wafers without AR coating.\textsuperscript{80,183–185} On mc-Si wafers, dielectric layers are also used to improve the passivation and anti-reflection properties; this results in a weighted reflectance down to ~5% for isotextures.

It is a common manufacturing trend to produce ever thinner solar wafers, for reducing material cost and relaxing the requirements on wafer impurity levels and associated carrier diffusion lengths.\textsuperscript{186,187} As wafer thickness decreases, it becomes increasingly difficult to undertake conventional wet etching, owing to its deep etching profile and relatively large wastage of silicon material. Conventional etching techniques, in general, are not appropriate on very thin wafers (<10 μm);\textsuperscript{187} yet, ARC and particularly light trapping is critical for the photon management of these thin wafers.\textsuperscript{114,188}

An alternative AR solution is to use BSi. BSi helps to reduce reflectance in different ways, depending on the size and shape of its surface texture. First, there is a reflection reduction because of a multitude of interactions of light with the textured surface. Second, when the size of the texture features is large compared to the wavelength of the solar spectrum, surface scattering is responsible for an elongated light path and enhanced absorption.\textsuperscript{114,189} Third, for sub-100 nm nanostructured silicon, the surface feature sizes are so small that the surface essentially acts as an effective index medium and is optically flat.\textsuperscript{190} In this case, a smooth refractive index transition from air to bulk silicon, \emph{via} the nanostructured surface, results in an effectively graded-index AR coating which affords a strongly reduced reflectance (Fig. 28).

In the effective index medium region, the substrate material is mixed with air on a sub-wavelength scale. A constant porosity in BSi leads to a step change in refractive index from air to BSi, and then to bulk silicon (Fig. 28b). This porous layer is equivalent to a lower refractive index material. By creating a porosity gradient, a smoother transition in the refractive index from air to bulk silicon [Fig. 28c and d] can be achieved. These BSi layers, such as described in Fig. 28d, lead to a maximum reduction in reflectance;\textsuperscript{191–194} the overall reflectance improves as the thickness of the BSi layer increases and as the feature size of the nanostructured silicon becomes smaller.\textsuperscript{96,195} The effective medium theory predicts that a 200–300 nm thick textured graded index layer is sufficient to almost completely suppress the reflectance across the whole solar spectrum (above the silicon bandgap).\textsuperscript{96,195} It should, however, be pointed out that the relationship between silicon porosity and the corresponding refractive index is positive but not linear.\textsuperscript{46,190}

Consequently, by increasing its thickness and reducing its feature size, BSi demonstrates comparable, and even superior, low reflection as compared to conventional single layer (such as SiN\textsubscript{x}) and double layer (such as TiO\textsubscript{2}/MgF\textsubscript{2}) ARC\textsuperscript{196} with a reflectance of less than 1% over a broadband reported.\textsuperscript{46,197}

The AR effect of BSi works for a wide range of wavelengths and incident angles, and is polarization-independent.\textsuperscript{14,43,196} The wide spectral window of BSi is evident by its flat reflectance.

![Fig. 27](image-url)  
**Fig. 27** SEM images of (a) KOH etching textured (100) c-Si wafer;\textsuperscript{182} and (b) anisotropic etching of a mc-Si wafer resulting in grain-dependent texturization.\textsuperscript{182} Adapted by permission of Elsevier and SPIE.

![Fig. 28](image-url)  
**Fig. 28** Refractive index profiles from air to (a) a silicon wafer without any ARC; (b) a silicon wafer with a porous silicon layer of constant porosity; (c) and (d) silicon wafers with gradient porosities.\textsuperscript{62}
spectra (with the notable exception of electrochemically etched samples with a fixed porosity, which is equivalent to a homogenous layer of low refractive index material). Furthermore, the polarization and angular dependence of BSi have been tested by Xie et al. and Huang et al., on samples fabricated via metal-assisted chemical etching\(^{198}\) and RIE,\(^{199}\) respectively. Both types of samples demonstrate a low reflectance up to a large incident angle of \(\sim 80^\circ\) (Fig. 29).

3.1.2. Electrical performance. Numerous solar cells with BSI ARC layers have been fabricated by a variety of techniques (Table 1), such as electrochemical HF etching and stain etching,\(^{40,41}\) laser treatment,\(^{199,201}\) metal-assisted chemical etching,\(^{32,202}\) and RIE (including PIII etching).\(^{115,123,203,204}\) The majority of these BSI cells have similar architectures to a conventional solar cell, in which a p–n junction is formed near the front-surface of a c-Si or mc-Si wafer and metal contacts are screen-printed/deposited on both the front- and rear-surfaces. However, the random alkaline/acid textured surface in conjunction with a single-layer antireflection coating in conventional solar cells has been replaced by a BSI layer (in addition to a thin passivation layer) in BSI solar cells.

Although BSI offers excellent optical performance, its electrical performance in solar cells is, on the whole, quite poor. In some studies, high power conversion efficiencies with BSI have been reported, in comparison to those of planar reference cells.\(^{105,205}\) These comparisons, however, are typically biased by poor reference cell choices, considering that the surfaces of standard solar cells are always textured. Despite their lower optical reflectance, BSI solar cells generally show lower power conversion efficiencies.\(^{207,212,213}\) At present, the highest reported efficiencies are 18.2% (ref. 32) (certified by National Renewable Energy Laboratory, USA) and 18.7% (ref. 220) for p-type and n-type c-Si wafer cells, respectively (Fig. 30), i.e., lower than the standard control cells (with random pyramidal textured surfaces, single-layer antireflection coatings and otherwise similar cell structures as compared to the BSi solar cells) fabricated under similar conditions (Table 2).

The relatively poor performance of BSi-based solar cells is related to its nanostructured surface. Lin et al. performed light beam induced current (LBIC) analysis on a BSi solar cell with a porous surface and a reference planar solar cell.\(^{226}\) A short wavelength laser (e.g. 407 nm) was used to characterize the top layer of the solar cells, while a long wavelength laser (e.g. 1013 nm) was used to penetrate deeper into the surface and study the bulk silicon properties. This study shows that the bulk of BSi and planar silicon exhibit comparable performances. However, the top surface of the BSi shows a significantly lower LBIC signal compared to the reference solar cell, indicating a poorer performance of the BSi solar cell near the top surface. Yuan et al. further showed that the nanostructured layer can be effectively modeled as a dead layer, which is thinner than the actual nanostructured layer thickness.\(^{24,32}\)

The poor solar cell performance near the nanostructured surface can be attributed to the following causes: (1) the enlarged surface area resulting in increased surface recombination; (2) the surface issuing a heavier and non-uniform doping, leading to substantial Auger recombination and/or shunts; (3) a poor contact to metal fingers. All three factors relate directly to the BSI surface texture.

It is relatively easy to understand the increased surface recombination in BSI, owing to the considerable size of its surface area and associated surface structural defects. This surface recombination may become significant, considering that conventional passivation techniques, such as chemical vapor deposition (CVD) of SiN\(_x\), still face considerable challenges in fabricating conformal dielectric coatings on rough surfaces.

A relatively subtle, but equally critical problem in BSI is related to its doping profile. Due to its large surface area, the diffusion of dopants within BSI is much more efficient than in a planar wafer. Currently, most BSI solar cells are still fabricated based on the procedure used for conventionally textured solar cells. Consequently, this leads to very high doping concentrations in BSI emitters, and causes considerable Auger recombination. Such high doping concentrations may even render the effective carrier lifetime independent of the surface area.\(^{32}\) Oh et al. showed that in high doping regions, Auger recombination is a dominating factor for carrier losses in BSI solar cells, while the surface recombination dominates only in low doping regions; in the medium doping region (sheet resistance of \(\sim 90\) to \(210 \ \Omega \ \square^{-1}\)), both surface and Auger recombination mechanisms are important.\(^{24}\)

In addition to a high doping concentration, non-uniformity in the dopant distribution may also present an issue, especially in nanostructures with high-aspect ratios. For example, Shen et al. compared the doping profiles of two fabrication methods.\(^{204}\) In the first process, the BSI texture was finished first, followed by high temperature doping (Fig. 31a); in the second, the sequence of doping and BSI formation using PIII etching was reversed (Fig. 31b). It was shown that with a thick BSI layer, coated on a silicon substrate by the first process, more dopants entered the nanostructured “needles” via the side.
<table>
<thead>
<tr>
<th>S/N</th>
<th>BSi fabrication method</th>
<th>Si type/size</th>
<th>$V_{oc}$ (mV)</th>
<th>$J_{sc}$ (mA cm$^{-2}$)</th>
<th>FF (%)</th>
<th>Eff. (%)</th>
<th>Remarks</th>
<th>Ref.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Electrochemical etching</td>
<td>mc-Si (CZ), 4 cm$^2$</td>
<td>579</td>
<td>28.8</td>
<td>76</td>
<td>12.7</td>
<td>No further passivation; selective emitter</td>
<td>39</td>
</tr>
<tr>
<td>2</td>
<td>Electrochemical etching</td>
<td>mc-Si (FZ), 4 cm$^2$</td>
<td>603</td>
<td>30.4</td>
<td>78</td>
<td>14.3</td>
<td>No further passivation; selective emitter</td>
<td>41</td>
</tr>
<tr>
<td>3</td>
<td>Electrochemical etching</td>
<td>mc-Si (FZ), 4 cm$^2$</td>
<td>601</td>
<td>31.3</td>
<td>78</td>
<td>14.6</td>
<td>No further passivation; micro-nano dual-scale surface texture; selective emitter</td>
<td>41</td>
</tr>
<tr>
<td>4</td>
<td>Stain etching</td>
<td>mc-Si, size not specified</td>
<td>569</td>
<td>25.5</td>
<td>68</td>
<td>9.6</td>
<td>No further passivation; selective emitter</td>
<td>205</td>
</tr>
<tr>
<td>5</td>
<td>Stain etching</td>
<td>mc-Si, 25 cm$^2$</td>
<td>609</td>
<td>29.1</td>
<td>79.7</td>
<td>14.1</td>
<td>No further passivation; selective emitter</td>
<td>41</td>
</tr>
<tr>
<td>6</td>
<td>Vapour chemical etching</td>
<td>Polycrystalline-Si, 25 cm$^2$</td>
<td>540</td>
<td>24.8</td>
<td>65.6</td>
<td>9.2</td>
<td>No further passivation; selective emitter</td>
<td>85</td>
</tr>
<tr>
<td>7</td>
<td>Vapour chemical etching</td>
<td>mc-Si, 25 cm$^2$</td>
<td>550</td>
<td>22.4</td>
<td>78</td>
<td>10.0</td>
<td>No further passivation; selective emitter</td>
<td>89</td>
</tr>
<tr>
<td>8</td>
<td>Vapour chemical etching</td>
<td>mc-Si, 3.2 cm$^2$</td>
<td>540</td>
<td>31.5</td>
<td>74</td>
<td>11.8</td>
<td>No further passivation; buried front contact</td>
<td>206</td>
</tr>
<tr>
<td>9</td>
<td>Metal-assisted chemical etching</td>
<td>c-Si (CZ), ~5.76 cm$^2$</td>
<td>578</td>
<td>28.9</td>
<td>71</td>
<td>11.7</td>
<td>No further passivation</td>
<td>105</td>
</tr>
<tr>
<td>10</td>
<td>Metal-assisted chemical etching</td>
<td>mc-Si, 243.36 cm$^2$</td>
<td>604</td>
<td>33.9</td>
<td>77.3</td>
<td>15.8</td>
<td>SiO$_2$/SiN$_x$ stacked layer passivation</td>
<td>207</td>
</tr>
<tr>
<td>11</td>
<td>Metal-assisted chemical etching</td>
<td>c-Si, 243.36 cm$^2$</td>
<td>616</td>
<td>33.0</td>
<td>77.3</td>
<td>16.1</td>
<td>SiO$_2$ passivation; micro-nano dual-scale surface texture</td>
<td>208</td>
</tr>
<tr>
<td>12</td>
<td>Metal-assisted chemical etching</td>
<td>mc-Si, 232.6 cm$^2$</td>
<td>624</td>
<td>36.1</td>
<td>76.2</td>
<td>16.4</td>
<td>SiO$_2$/SiN$_x$ stacked layer passivation</td>
<td>209</td>
</tr>
<tr>
<td>13</td>
<td>Metal-assisted chemical etching</td>
<td>c-Si (FZ), ~1 cm$^2$</td>
<td>607</td>
<td>34.9</td>
<td>77.2</td>
<td>16.4</td>
<td>SiO$_2$ passivation</td>
<td>210</td>
</tr>
<tr>
<td>14</td>
<td>Metal-assisted chemical etching</td>
<td>c-Si/243.36 cm$^2$</td>
<td>615</td>
<td>34.6</td>
<td>76.0</td>
<td>16.3</td>
<td>SiN$_x$ passivation; micro-nano dual-scale surface texture</td>
<td>208</td>
</tr>
<tr>
<td>15</td>
<td>Metal-assisted chemical etching</td>
<td>c-Si (FZ), 4 cm$^2$</td>
<td>621</td>
<td>33.1</td>
<td>80.2</td>
<td>16.5</td>
<td>Al$_2$O$_3$/SiN$_x$ stacked layer passivation; micro-nano dual-scale surface texture</td>
<td>211</td>
</tr>
<tr>
<td>16</td>
<td>Metal-assisted chemical etching</td>
<td>c-Si (FZ), 1 cm$^2$</td>
<td>612</td>
<td>34.1</td>
<td>80.6</td>
<td>16.8</td>
<td>Al$_2$O$_3$ passivation</td>
<td>202</td>
</tr>
<tr>
<td>17</td>
<td>Metal-assisted chemical etching</td>
<td>mc-Si, 243.36 cm$^2$</td>
<td>624</td>
<td>35.2</td>
<td>77.2</td>
<td>16.9</td>
<td>SiN$_x$ passivation; selective emitter</td>
<td>33</td>
</tr>
<tr>
<td>18</td>
<td>Metal-assisted chemical etching</td>
<td>c-Si (FZ), size not specified</td>
<td>615</td>
<td>35.6</td>
<td>78.2</td>
<td>17.1</td>
<td>SiO$_2$ passivation; micro-nano dual-scale surface texture; NREL tested</td>
<td>35</td>
</tr>
<tr>
<td>19</td>
<td>Metal-assisted chemical etching</td>
<td>c-Si, 243.36 cm$^2$</td>
<td>623</td>
<td>34.6</td>
<td>77.8</td>
<td>17.1</td>
<td>SiO$_2$/SiN$_x$ stacked layer passivation; micro-nano dual-scale surface texture</td>
<td>208</td>
</tr>
<tr>
<td>20</td>
<td>Metal-assisted chemical etching</td>
<td>c-Si (CZ), 156.25 cm$^2$</td>
<td>623</td>
<td>35.5</td>
<td>79.3</td>
<td>17.5</td>
<td>SiN$_x$ passivation; micro-nano dual-scale surface texture</td>
<td>212</td>
</tr>
<tr>
<td>21</td>
<td>Metal-assisted chemical etching</td>
<td>c-Si (CZ), 0.92 cm$^2$</td>
<td>598</td>
<td>41.3</td>
<td>75.1</td>
<td>18.2</td>
<td>Al$_2$O$_3$ passivation</td>
<td>202</td>
</tr>
<tr>
<td>22</td>
<td>Metal-assisted chemical etching</td>
<td>c-Si (FZ), 0.8081 cm$^2$</td>
<td>628</td>
<td>36.5</td>
<td>79.6</td>
<td>18.2</td>
<td>SiO$_2$ passivation; NREL certified</td>
<td>32</td>
</tr>
<tr>
<td>23</td>
<td>Metal-assisted chemical etching</td>
<td>c-Si, 243.36 cm$^2$</td>
<td>639</td>
<td>37.2</td>
<td>79.1</td>
<td>18.8</td>
<td>SiN$_x$ passivation; micro-nano dual-scale surface texture</td>
<td>213</td>
</tr>
<tr>
<td>24</td>
<td>RIE</td>
<td>c-Si (FZ), 0.8 cm$^2$</td>
<td>420</td>
<td>24.1</td>
<td>65</td>
<td>6.6</td>
<td>SIS solar cell</td>
<td>214</td>
</tr>
<tr>
<td>25</td>
<td>RIE</td>
<td>mc-Si, 100 cm$^2$</td>
<td>566</td>
<td>25.0</td>
<td>72</td>
<td>10.2</td>
<td>SiO$_2$ passivation</td>
<td>116</td>
</tr>
<tr>
<td>26</td>
<td>RIE</td>
<td>c-Si, 98 cm$^2$</td>
<td>564</td>
<td>28.6</td>
<td>73</td>
<td>11.7</td>
<td>SiO$_2$ passivation</td>
<td>116</td>
</tr>
<tr>
<td>27</td>
<td>RIE</td>
<td>c-Si (CZ), 156.25 cm$^2$</td>
<td>611</td>
<td>32.5</td>
<td>77</td>
<td>15.1</td>
<td>SiN$_x$ passivation</td>
<td>115</td>
</tr>
<tr>
<td>28</td>
<td>RIE</td>
<td>mc-Si, 243.36 cm$^2$</td>
<td>619</td>
<td>33.5</td>
<td>77.7</td>
<td>16.1</td>
<td>SiN$_x$ passivation</td>
<td>215</td>
</tr>
<tr>
<td>29</td>
<td>RIE</td>
<td>c-Si (CZ), 156.25 cm$^2$</td>
<td>614</td>
<td>33.8</td>
<td>78.6</td>
<td>16.3</td>
<td>No passivation details specified</td>
<td>126</td>
</tr>
<tr>
<td>30</td>
<td>RIE</td>
<td>mc-Si, 243.36 cm$^2$</td>
<td>617</td>
<td>36.8</td>
<td>76</td>
<td>16.7</td>
<td>SiN$_x$ passivation</td>
<td>124</td>
</tr>
<tr>
<td>31</td>
<td>RIE</td>
<td>mc-Si, 225 cm$^2$</td>
<td>613</td>
<td>36.1</td>
<td>76.0</td>
<td>16.8</td>
<td>SiN$_x$ passivation for both front and rear sides</td>
<td>216</td>
</tr>
<tr>
<td>32</td>
<td>RIE</td>
<td>c-Si, 156.25 cm$^2$</td>
<td>623</td>
<td>35.4</td>
<td>78.2</td>
<td>17.2</td>
<td>SiN$_x$ passivation; micro-nano dual-scale surface texture</td>
<td>217</td>
</tr>
<tr>
<td>33</td>
<td>RIE</td>
<td>mc-Si, 243.36 cm$^2$</td>
<td>632</td>
<td>35.7</td>
<td>77.9</td>
<td>17.6</td>
<td>SiN$_x$ passivation; selective emitter</td>
<td>218</td>
</tr>
<tr>
<td>34</td>
<td>RIE</td>
<td>c-Si, 156.25 cm$^2$</td>
<td>619</td>
<td>32.0</td>
<td>78.3</td>
<td>15.7</td>
<td>n-Type solar cell; Al$_2$O$_3$ passivation for front side and PassDop$^{19}$ passivation for the rear side</td>
<td>220</td>
</tr>
<tr>
<td>35</td>
<td>RIE</td>
<td>mc-Si, 243.36 cm$^2$</td>
<td>607</td>
<td>34.5</td>
<td>78.1</td>
<td>16.3</td>
<td>SiN$_x$ passivation; doping performed after BSI formation</td>
<td>185</td>
</tr>
<tr>
<td>36</td>
<td>PIII etching</td>
<td>mc-Si, 243.36 cm$^2$</td>
<td>600</td>
<td>33.2</td>
<td>77.9</td>
<td>15.5</td>
<td>SiN$_x$ passivation; doping performed after BSI formation</td>
<td>119</td>
</tr>
<tr>
<td>37</td>
<td>PIII etching</td>
<td>c-Si, 156.25 cm$^2$</td>
<td>619</td>
<td>32.0</td>
<td>78.3</td>
<td>15.7</td>
<td>SiN$_x$ passivation; doping performed before BSI formation</td>
<td>204</td>
</tr>
<tr>
<td>38</td>
<td>PIII etching</td>
<td>mc-Si, 243.36 cm$^2$</td>
<td>607</td>
<td>34.5</td>
<td>78.1</td>
<td>16.3</td>
<td>SiN$_x$ passivation; doping performed before BSI formation</td>
<td>221</td>
</tr>
</tbody>
</table>
walls, while fewer dopants entered the bulk silicon owing to the smaller contact area. Such non-uniform doping resulted in a varied thickness of the depletion region, a corresponding lateral field and a lower shunt resistance, as deduced from electron beam-induced current (EBIC) imaging (Fig. 31c). In contrast, with doping performed before the BSi formation, the second process afforded a shallower BSi layer and a more uniform doping profile, contributing to a higher power conversion efficiency of 16.3%, in comparison to 15.5% achieved using the first process.194

Table 2 Comparison of J–V parameters and efficiencies of BSi and conventional solar cells fabricated under similar conditions

<table>
<thead>
<tr>
<th>S/N</th>
<th>BSi fabrication method</th>
<th>Si type/size</th>
<th>$V_{oc}$ (mV)</th>
<th>$J_{sc}$ (mA cm$^{-2}$)</th>
<th>FF (%)</th>
<th>Efficiency (%)</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>Polished silicon</td>
<td>mc-Si, 243.36 cm$^2$</td>
<td>623</td>
<td>36.0</td>
<td>77.8</td>
<td>17.5</td>
<td>SiNx passivation</td>
</tr>
<tr>
<td>32</td>
<td>Laser texturization</td>
<td>mc-Si (FZ), 1 cm$^2$</td>
<td>507</td>
<td>39.2</td>
<td>72</td>
<td>14.1</td>
<td>SiO/$\text{SiN}_x$ stacked layer passivation</td>
</tr>
<tr>
<td>33</td>
<td>Silicon texturization</td>
<td>mc-Si (FZ), 1 cm$^2$</td>
<td>507</td>
<td>39.2</td>
<td>71.4</td>
<td>14.2</td>
<td>SiO/$\text{SiN}_x$ stacked layer passivation</td>
</tr>
<tr>
<td>34</td>
<td>Texturization</td>
<td>mc-Si (FZ), 7.3 cm$^2$</td>
<td>658</td>
<td>37.3</td>
<td>75.0</td>
<td>18.4</td>
<td>SiO$_2$ passivation for both front and rear sides; double-sided buried contact solar cells</td>
</tr>
</tbody>
</table>

* Unless otherwise specified, all solar cells reported here are p-type standard cells, i.e., with homojunction and passivated front surface.

* Abbreviations used: open circuit voltage, $V_{oc}$; short circuit current density, $J_{sc}$; fill factor, FF; efficiency, eff.; CZ, Czochralski wafers; FZ, float zone wafers; NREL, National Renewable Energy Laboratory. For micro-nano dual-scale surface texture, micro-pyramid surface texture is firstly developed by anisotropic alkaline etching on (100) wafers; nano-sized structures are then coated on micro-sized textures, via various BSi fabrication techniques, such as electrochemical etching,11 metal-assisted chemical etching,208,211 and RIE (see Section 5.2 for more details).217,212 SIS solar cell: semiconductor–insulator–semiconductor solar cell (see Section 3.2.2 for more details).
properties, posing significant difficulties for screen printed metal contacts.25,119

When a passivation layer, such as SiNx, is deposited onto BSi, the non-uniform thickness of SiNx coating on a roughed silicon surface makes the contact formation even more challenging. For example, in nanostructured valleys with a thick SiNx coating, the silver paste cannot etch through the dielectric layer, thus raising contact resistance.221,225

Due to these factors, the overall power conversion efficiency of BSi solar cells is typically low, and the optical gain from BSi often cannot compensate for its electrical losses. In particular, owing to the enlarged surface area and surface defects, heavy doping, and the associated surface and Auger recombination in BSi emitters, the external quantum efficiency (EQE) of BSi solar cells is especially poor in the short wavelength region.219,227 Note that short wavelength (or high energy) photons are strongly absorbed in the top layer of a silicon wafer where the BSi resides. This is a typical characteristic of BSi solar cells.

3.1.3. Strategies to improve BSi solar cell efficiencies

**Thickness control.** The conflicting optical and electrical demands of BSi require a tradeoff in the optimized morphologies for solar cell applications. A thicker nanostructured layer is required to minimize the surface reflectance, while such a surface structure results in a significantly large surface area for

---

**Fig. 31** BSi fabricated with PIII etching performed (a) before doping and (b) after doping; (c) and (d) are cross-section views of EBIC images corresponding to (a) and (b), respectively.204 Reproduced by permission of Elsevier.

**Fig. 32** EL images of BSi solar cells covered by different thickness of nano-rods: (a) 1 μm; (b) 600 nm; and (c) 100 nm.209 The black regions contain more defects, and correspond to non-uniform doped areas.
recombination and poses considerable challenges for doping and metal contact formation. In order to attain an improved solar cell performance, the thickness of the nanostructured layer must be tightly controlled.

To this end, several optimal thickness values have been suggested, according to the surface morphologies of the BSi and fabrication technique used. For porous silicon made via electrochemical HF etching and stain etching, it has been proposed that a ~100 nm thick BSi is required to balance the optical gain against electrical losses.\textsuperscript{40,41} In contrast, Lee \textit{et al.} suggested that the optimal depth of RIE nano-structures to achieve the same aim was about 200–400 nm.\textsuperscript{126} Using a similar technique, \textit{i.e.}, PIII etching, Zhong \textit{et al.} fabricated a series of solar cells, with different nano-hillock thicknesses from 150 to 600 nm. They showed that the optimal height of their nanostructures was 300 nm.\textsuperscript{227} Yuan \textit{et al.} textured their silicon wafers using metal-assisted chemical etching, and found that a thickness around 500 nm yielded the highest solar cell efficiency.\textsuperscript{34} In a later study using Ag-assisted chemical etching, Oh \textit{et al.} reported a very high BSi PV efficiency of 18.2\%, resulting from BSi nano-structure thicknesses of less than 400 nm.\textsuperscript{12} For laser irradiation induced BSi, the surface is micro-structured, and the corresponding texture layer thickness is much larger, of the order of several \textmu{}m.\textsuperscript{199}

Overall, the optimal thickness for nanostructured BSi layer is several hundreds of nm; this value may be increased for a lower reflectance, provided that the electrical issues are properly addressed, \textit{i.e.}, by applying improved surface passivation and doping strategies.

Surface cleaning. BSi formation not only increases the surface area, but also creates a considerable number of defects within the micro- or nanostructured surface; a thorough cleaning or post-etching process is essential to remove these defects. For example, RIE leads to the formation of a ~50 nm thick defect layer, which seriously degrades minority carrier lifetime in a solar cell.\textsuperscript{227} Kumaravelu and co-workers compared the effective carrier lifetime (\tau) of a RIE textured wafer against a planar control wafer using quasi-steady-state photo conductance.\textsuperscript{79} In comparison to a large \tau of ~400 \textmu{}s in the control wafer, the lifetime of the RIE-treated BSi decreases to merely 2–3 \textmu{}s. After defect removal by etching in HNO\textsubscript{3}–HF (50 : 1), its lifetime rises again to ~36 \textmu{}s. The still lower lifetime compared to that of the control wafer was attributed to the increased surface area.\textsuperscript{79} Similarly, several other research groups also noticed that a thorough defect removal etching was critical for improving the carrier lifetime in RIE-treated BSi\textsuperscript{79,228} and increasing photo-voltaic efficiency in PIII-treated BSi.\textsuperscript{222}

For metal-assisted chemical etching, a deep and thorough etching becomes even more critical.\textsuperscript{227} First, this etching creates a sub-oxidized surface with a significant number of surface defects. Second, the surface of the chemically etched nanostructures is very rough; on top of the relatively big nano-structures (~100 nm), there are also many small protrusions with a size of ~2–5 nm. These small protrusions have little impact on the optical reflectance of BSi, but cause a substantial increase in its surface area. Third, it is likely that a small trace of metal ions diffuse into silicon during the BSi fabrication; this issue becomes even more vital if a high temperature process (\textit{e.g.} doping) follows the BSi formation.

To address these problems, Algasinger and co-workers performed a modified RCA cleaning, successfully removing the surface defects and gold nanoparticles used for the metal-assisted chemical etching.\textsuperscript{227} This cleaning procedure also etched away the small nano-protrusions, which was apparent by the absence of silicon photoluminescence after the cleaning process. The reduced surface area makes the surface passivation much easier to implement. Consequently, upon depositing an Al\textsubscript{2}O\textsubscript{3} layer onto the BSi surface, using atomic layer deposition (ALD; see Section 4.4), a high carrier lifetime of ~500 \textmu{}s was measured, which is one order of magnitude higher than that in untreated BSi.\textsuperscript{227} Similarly, for laser treated micro-structured surfaces, Nayak \textit{et al.} showed that surface cleaning, using NaOH solution rinse followed by an isotropic etching (HNO\textsubscript{3}–CH\textsubscript{3}COOH–HF, 30 : 10 : 4), played an important role in the removal of redeposited materials and induced defects, and improved solar cell efficiencies.\textsuperscript{199}

Doping profile control. The large surface area of BSi means the mass transfer rate of dopants is faster than that of planar silicon. Zhong \textit{et al.} compared that the resistance of a BSi wafer and a planar wafer with the same doping conditions and found that the BSi had a lower resistance, indicating a higher level of doping.\textsuperscript{185} In order to control the BSi doping concentration and minimize Auger recombination, Zhong and co-workers showed that a lower doping temperature should be employed. They performed doping at different temperatures (815, 820, 825, 830 and 835 °C) in PIII-treated BSi samples, and found that doping at 815 °C led to the highest EQE in the short wavelength region (~550 nm).\textsuperscript{185} Repo \textit{et al.} arrived at the same conclusion by performing doping in RIE-treated BSi samples at 890, 910, and 930 °C, and discovered that their internal quantum efficiency (IQE) reduced with increasing doping temperature.\textsuperscript{220}

Oh \textit{et al.} adopted a different strategy to remove the highly doped regions in BSi. They performed doping at 850 °C with a subsequent anisotropic tetramethyl-ammonium-hydroxide (TMAH) etch procedure. This etching had two effects: first, the highly doped dead layer on the surface of the BSi was removed; second, the total surface area was reduced, owing to a reduction...
in the nanostructured layer thickness and an enlargement of its surface feature size, but at the expense of increased reflectance (Fig. 34). Based on this method, an excellent BSi solar cell performance with 18.2% efficiency was realized.

Another method to circumvent the doping problem associated with BSi is to dope the wafer prior to texturization. This approach has been successfully adopted by some groups. Nevertheless, a high doping concentration at the emitter is likely to change the surface morphology of the resulting BSi. For example, during metal-assisted chemical etching, the surface feature size tends to increase in line with the doping level of the silicon substrate, and the impact of doping on the etching rate is not yet fully understood. Further work is thus required before a wider deployment of this doping strategy can be adopted.

Other issues. Owing to the importance of passivation, especially for BSi solar cells, we devote Section 4 of this paper to this topic.

For nanostructures with a surface feature size below the wavelength of visible light, the surface acts as an effective index medium and can be considered to be optically flat. Hence, the normal incident light will penetrate through the wafer without undergoing scattering. In order to increase the optical path length in silicon and to enhance the absorption of long wavelength light, it is important to roughen its back surface for light trapping (Section 5.2). Furthermore, due to the higher surface resistance in BSi compared to that of a planar wafer, it is necessary to reoptimize the metal-grid within BSi solar cells to enhance the charge collection efficiency.

Strategy summary. To summarize, current fabrication methods of BSi solar cells are still largely based on conventional solar cell technologies, but a number of modifications are required to improve their cell efficiencies. More specifically, nanostructures of low aspect ratio should be employed to balance the optical gain and electrical losses; thorough removal of surface defects is critical to maximize carrier lifetime; a modified doping strategy should be developed to minimize Auger recombination in the surface layer. Good passivation is important in BSi, due to its enlarged surface area, and the solar cell architecture requires re-optimization, by methods such as incorporating light trapping structures and applying a finer and denser metal grid for a higher charge collection efficiency. By undertaking these improvements, it is likely that the efficiency of BSi solar cells will advance even further in the near future, with a >20% efficient solar cell concept recently envisioned.

3.1.4. Cost analysis. Currently, the power conversion efficiencies of BSi solar cells are generally still lower than those of conventional silicon solar cells. However, BSi holds potential in reducing solar cell fabrication costs via several means. Firstly, there is less silicon wastage in BSi fabrication than in conventional wet etching processing. BSi fabrication typically consumes a layer of silicon with a thickness of 100 nm, in comparison to that of 10 µm for conventional wet etching. Secondly, in standard solar cells, a passivation layer, usually composed of dielectrics, such as SiNₓ, SiO2 and/or Al2O3, also functions as an ARC (Section 4), requiring a typical thickness of ~60–100 nm. With BSi, Oh et al. have suggested that ARC deposition is not required. While this is true, passivation layers are still necessary but could be made thinner (i.e., thickness ≈ 10 nm) in BSi solar cells. This represents a cost-advantage and might lead to more freedom in the solar cell design. Similarly, in some solar cell designs, transparent conducting oxide (TCO) acts both as an electrode and as an ARC (Section 3.2.2). In conjunction with BSi, the TCO layer can be optimized solely focussing on achieving optimal transmission and sufficient conductance, potentially reducing costs. Thirdly, it has been proposed that BSi fabrication combines two existing production processes in a conventional solar cell production line, namely texture etching and ARC deposition; simplifying the solar cell fabrication flow potentially reduces production and facility costs. This inference is largely based on the assumption that no vacuum-based SiNx deposition is required for BSi solar cell production, while thermal oxide is employed for surface passivation. However, it should be mentioned that SiNx are still adopted by some research groups for passivating BSi (Section 4.1). Fourthly, according to current industrial practice, a uniform ARC layer is critical for maintaining the desired aesthetic appearance of solar cells; non-uniform
colored cells can even lead to yield loss. This requirement is likely to be relaxed by incorporating BSi with a unique black appearance, thus improving production yield. Lastly, the black color, typical of BSi solar cells, is aesthetically more appealing for some applications/customers, such as in roof-top photovoltaics.

It is encouraging to note that the first trial-run of BSi solar cells in a production line at Natcore Technology has recently been performed, yielding an efficiency of 15.7%; this compares with an efficiency of 17–19% for conventional reference cells.\textsuperscript{229,230} JA Solar, one of the major solar cell manufacturers, has reported an efficiency of 18.3% in their mc-BSi solar cells and introduced a BSi solar cell module rated at 270 W.\textsuperscript{231} While the efficiency of BSi solar cells is likely to be further improved via process optimization, these results demonstrate that BSi solar cells can be integrated with existing industrial production lines.

Natcore Technology has claimed that solar cell processing cost savings of up to 23.5% per cell could be made with BSi.\textsuperscript{229,230} However, this number is likely to be over-optimistic. In a different report, it was estimated that the savings in solar cell processing costs and the overall manufacturing costs could be up to 8% and 3%, respectively, via the incorporation of BSi technology.\textsuperscript{232}

However, BSi also faces a few technical challenges in both its optical characteristics (Section 3.1.1) and electrical performance (Section 3.1.2). In particular, the optical trapping effect in nanostructured BSi could be very poor, unlike that of microstructured pyramidal structures, which is commonly used in c-Si solar cells. On one hand, the market entry barrier for BSi technology is lower in mc-Si and thin c-Si solar cells, where it is difficult or impossible to perform conventional alkaline etching. On the other hand, light trapping becomes even more critical, particularly for thin c-Si solar cells. Nevertheless, implementing light trapping on thin substrates without wafer breakage is likely to be a challenging task.\textsuperscript{233} One alternative option is to increase the feature size of BSi, in order to retain the light trapping function at a slight degradation of surface reflectance. Based on the optical modeling of periodic pyramidal-like structures, Sai and co-workers have suggested that a sub-microstructured surface (with period \textgreater;~500 nm) could retain both low surface reflectance and good light trapping effects.\textsuperscript{234}

3.2. Novel solar cell architectures

3.2.1. Selective emitter solar cells. The selective emitter design has been developed to balance different doping requirements, forming a good metal/silicon contact while simultaneously minimizing Auger recombination. On the one hand, a high doping concentration is preferred to reduce the contact resistance between metal fingers and the silicon substrate and form a deep p-n junction to prevent a shunt across this junction due to Ag diffusion. On the other hand, a low doping concentration is critical for limiting Auger recombination. To address these two contradictory requirements, a selective doping profile, featuring a high-doping concentration underneath the metal contacts, and a relatively low doping concentration in the non-metal covered areas, is adopted in the selective emitter design.\textsuperscript{41} The selective emitter is particularly attractive to BSi solar cells, because it remains a challenge to form a good metal/silicon contact on nanostructured silicon surfaces; nonetheless, by using the selective emitter design, the metallic/silicon contact is essentially built on planar silicon (Fig. 35).

In this design, the BSi fabrication leads to the simultaneous formation of a selective emitter, via a back-etching process to remove the top heavily-doped dead layer. Existing etching methods have been employed previously in the fabrication of this type of solar cell.\textsuperscript{235,236,237} Since pre-deposited metal fingers may be damaged during the etch process, strategies are used to minimize such effects. One method is to perform a quick etching with a large current density but for a short duration, i.e., 3–4 s using electrochemical etching,\textsuperscript{238,239} or performing a rapid stain etching.\textsuperscript{240} Another method is to apply a polymeric protection film onto the metal grid during the etching, which can be removed afterwards using acetone. However, this coating may cover \textasciitilde;0.1 mm of silicon next to the metal fingers, and prevent the formation of BSi in those areas.\textsuperscript{41} Based on these methods, 25 cm\textsuperscript{2} mc-Si selective emitter solar cells coated with porous silicon have been fabricated with \textasciitilde;14% efficiencies, without applying texturization, passivation, or additional ARC.\textsuperscript{41} One additional method to minimize metal contact damage is to employ a gentler etch, such as chemical vapour etching. Rabha \textit{et al.} used this to fabricate a selective emitter solar cell. The power conversion efficiency went from 7.7 to 9.2% after the back-etching process, without any passivation or additional ARC, in 25 cm\textsuperscript{2} mc-Si solar cells.\textsuperscript{241} In contrast, Wang \textit{et al.} applied SiN\textsubscript{x}, passivation on their selective emitter solar cells, formed via Ag catalyzed back etching. Here, wax was used to protect the metal contact formation area on the silicon substrate; and the metal fingers were printed after SiN\textsubscript{x}.

![Fig. 35 Typical fabrication procedures to create a selective emitter BSi solar cell: (a) heavy doping; (b) metallization; and (c) back-etching.\textsuperscript{41}](Image 343x516 to 513x729)
deposition. Efficiencies up to 16.94% were reported using this methodology.\textsuperscript{33}

It is also worth mentioning the experiment of Moon and co-workers, which used porous silicon as a sacrificial layer to create a high-low doping profile for selective emitter solar cells (Fig. 36).\textsuperscript{235} They used stain etching to fabricate porous silicon, part of which was selectively removed. The remaining porous silicon acted as a mask to lower the doping concentration in underlying silicon. This mask can be etched away after the doping process. Consequently, a silicon wafer with alternating doping concentrations is fabricated. The resistances in the high- and low-doped regions were measured at 30–35 and 97–474 $\Omega \cdot \text{cm}^{-1}$, respectively. A low cost doping source, $\text{H}_3\text{PO}_4$–methanol, has been used in this case, instead of $\text{POCl}_3$ which is used commercially. As yet, no solar cells have been fabricated using this type of wafer.

### 3.2.2. SIS solar cells

In semiconductor–insulator–semiconductor (SIS) solar cells, a transparent conducting oxide (TCO) layer is coated on either n-Si or p-Si (Fig. 37).\textsuperscript{234} The work function of the TCO layer leads to an inversion in the surface layer of the silicon substrate and forms a p–n junction.\textsuperscript{236} Between the TCO layer and the silicon substrate, there is a layer of insulating oxide, typically made of SiO$_2$ or Al$_2$O$_3$ (Fig. 37). This insulating layer should be thick enough to passivate the interface and provide a buffer layer for the lattice mismatch between silicon and TCO, but also thin enough to allow the tunnelling of charge carriers; the ideal thickness is $\sim$15 Å.\textsuperscript{236,237} The SIS solar cell offers a few advantages: first, its fabrication process is simple and only requires modest heating; second, the TCO layer is transparent and eliminates the metal shading effect observed in other conventional solar cells; third, the UV response is enhanced due to a spatially abrupt p–n junction; fourth, the TCO layer may also serve as an ARC.\textsuperscript{214} However, the AR effect of the TCO film is dependent on wavelength and incident angle. To achieve a broadband anti-reflection effect, BSi can be used to replace the flat silicon substrate in a SIS solar cell.

Füchsel et al. fabricated a SIS solar cell using RIE-treated BSi.\textsuperscript{214} They sputtered indium-doped tin oxide (ITO) onto the BSi

---

\[ \text{Fig. 36 Fabrication procedures to produce a high-low doping profile using BSi as a sacrificing layer.}^{235}\text{ Adapted by permission of Elsevier.} \]

\[ \text{Fig. 37 A schematic of a semiconductor–insulator–semiconductor solar cell.} \]

\[ \text{Fig. 38 700 nm Sputtered ITO film-coated BSi with different aspect ratios: (a) BSi composed of nano-rods with diameters \approx 100 \text{ nm and lengths \approx 500 \text{ nm}; (b) BSi covered by nano-needles with diameters \approx 50 \text{ nm and lengths \approx 1.7 \text{ \mu m}.}^{234}\text{ Adapted by permission of SPIE.} } \]
to form the front contact. However, the conformality of the ITO film is very poor, especially on high aspect ratio BSi (Fig. 38). The sputtered ITO quickly seals the silicon nano-pores without completely filling them, and merges into a film. Consequently, despite the fact that it has higher $I_{sc}$ because of a reduced reflectance, the SIS solar cell offers lower $V_{oc}$, lower fill factor and overall lower power conversion efficiency (6.6% for low aspect ratio BSi) as compared to a SIS solar cell on a planar silicon substrate (6.9%); this is caused by the poor ITO coverage over BSi as well as the enlarged ITO/BSi interface. The power conversion efficiency of high aspect ratio BSi is even poorer. In addition, the reflectance of the BSi increases from $\sim 1$ to $\sim 7$% after ITO coating, because of the refractive index mismatch between ITO and the BSi.

Instead of sputtering, Otto and co-workers deposited a thin layer (up to 88 nm) of ZnO and Al doped ZnO (ZnO–Al) onto BSi using atomic layer deposition (ALD; see Section 4.4). Excellent TCO conformal coating was achieved for nano-spikes of up to 1 $\mu$m high (Fig. 39). At low deposition temperatures ($\sim 100$ °C), the grain size in the film was small, and the resistivity relatively high $[[[1.01 \pm 0.22] \times 10^{4} \, \Omega \, \text{cm}^{-1}]$ at $120$ °C]. At $220$ °C, the grain size was enlarged, and surface resistivity dropped to $60.3 \pm 1.3 \, \Omega \, \text{cm}^{-1}$. Upon further increasing the deposition temperature, however, defect formation resulted in an increased resistivity. This temperature dependence was also observed by Steglich et al. The thin TCO coating also had little impact on the reflectance of BSi, resulting in a flat and low reflectance below 5% in both the visible and near-IR regions.

Otto et al. also fabricated an Al2O3 film onto a nano-structured BSi sample (with nano-needle diameters of $\sim 150$ nm and depths of $\sim 1.7$ μm) using ALD; this film acted as the insulating layer in a SIS cell. The Al2O3 passivated BSi exhibits an excellent lifetime of 173 μs, comparable to that of planar silicon ($446$ μs) at an injection level of $10^{15} \, \text{cm}^{-3}$. It is expected that these highly conformal insulator and ITO coatings will further boost the efficiency of BSi SIS cells, with an absolute efficiency gain of 1–1.5%, over those made of a planar silicon substrates.

3.2.3. Tandem solar cells. A tandem solar cell consists of a stack of two or more solar cells with different bandgaps that are optimized for different parts of the solar spectrum. This potentially allows for a higher solar cell efficiency predominantly due to a reduction of thermalization losses and partly due to a better usage of low energy photons (depending on the bandgap of the bottom solar cell).

When silicon substrates are treated by a fs-laser process in SF6, the surface is micro-structured with hillocks several μm high. During this process, sulfur atoms diffuse into silicon, forming an intermediate band and extending the absorption spectra of BSi to 2500 nm. This sulfur doping effectively creates an n-Si emitter in the laser-treated area.

Based on this property, a tandem solar cell with two emitters was fabricated by Guenther et al. one is a conventional front emitter and the other is sulfur doped emitter at the rear side of the cell, while the p-substrate acts as a base for both emitters (Fig. 40). In this tandem $n^–p–n^+$ solar cell, the front emitter is responsible for absorbing high energy photons, while the back emitter with an intermediate band absorbs long wavelength photons in the visible and IR regions. The $p–n$ junction at the rear side is shown to generate a $V_{oc}$ of $\sim 17$ mV and a $J_{sc}$ of $\sim 1$ mA cm$^{-2}$. 

![Fig. 39](image1.png)

**Fig. 39** SEM images of an ALD-deposited ZnO–Al layer sitting on top of (a) a shallow BSi structure and (b) a deep BSi structure, with good conformality; (c) high resolution TEM image confirming the good conformality between ZnO (top), amorphous oxide (middle), and silicon (bottom). Reproduced by permission of John Wiley & Sons, Inc.

![Fig. 40](image2.png)

**Fig. 40** Tandem $n^–p–n^+$ solar cell using laser treated BSi.
However, the laser treatment and sulfur doping lead to many defects in the substrate. To retain a sufficient sulfur concentration, one is also restricted to low temperature annealing, which removes structural defects but also significantly decreases sulfur concentration and reduces photon absorption in the IR region. Consequently, this tandem cell only affords a power conversion efficiency of 4.5%.241,242

3.2.4. Other solar cell designs incorporating black silicon.
Rabha and Bessais have adopted a buried contact concept to improve the charge collection efficiency in a mc-Si solar cell. The grooves for depositing metal fingers are formed via chemical vapour etching (with HNO3–HF > 1/4) through a mask, resulting in the formation of water soluble (NH4)2SiF6 powders. The thickness of the grooves in the front and back sides of the cell amounts to 60 and 160 μm, respectively. After typical solar cell fabrication procedures, the front surface is also textured using chemical vapour deposition with a reduced HNO3–HF ratio to form nearly 500 nm thick porous silicon. The porous silicon affords a weighted reflectance of ~8% from 450 to 950 nm. Consequently, a solar cell efficiency of 11.8% was reported.246 This efficiency is relatively low, owing largely to the poor surface passivation by porous silicon.

Grau et al. used HF etching to form a porous silicon Bragg reflector with alternating high/low porosities.247 This reflector is inserted between a thin film silicon cell and a cheap substrate, such as glass. Depending on the porosity and thickness of the porous layer, the reflectivity of the Bragg reflector can top 90% over a broad range, i.e., 750–1100 nm. This enhanced reflection improves light absorption in thin film silicon solar cells and boosts device performance.248 However, the overall efficiency gain from this Bragg reflector will not be very significant, owing to its modest overall back-reflecting properties and high back-interface carrier recombination.243

3.3. Flexible/thin wafer production
Thin film silicon solar cells (thickness < 30 μm) are preferred due to their lower material cost, and relaxed requirements on wafer quality.245 Owing to its weak mechanical strength, porous silicon has been employed as a separation layer to produce such thin film solar cells in a kerfless porous silicon process (Fig. 41). This method offers a significant advantage over the conventional wafer-sawing technique in reducing silicon wastage.

In a typical fabrication process, porous silicon is first formed by anodization in HF and ethanol or acetic acid solution. A top layer with low porosity (10–20%) and a bottom layer of high porosity (50–70%) are fabricated by adjusting current density and/or changing [HF] during the electrochemical etching.249 Upon annealing at a high temperature (>1000 °C) in a H2 environment, the top (low porosity) layer closes its pores and becomes smooth in order to reduce surface energy; this layer subsequently serves as a platform for epitaxial deposition of silicon, typically via CVD using SiH4. The epitaxial silicon film can be used to fabricate solar cells, via diffusion, metallization and so forth. After device fabrication, the completed solar cell is glued to a cheap foreign substrate, such as glass. In the meantime, annealing of the bottom (high porosity) layer leads to the formation of voids and nano-pillars connecting the top low porosity layer to the initial silicon substrate. This high porosity layer serves as a separation layer, from which the solar cell can be separated from the initial silicon substrate by applying a mechanical force.245 Based on this concept, many similar processes for fabricating thin film c-Si solar cells have been developed, with differences being mainly in the sequence of

---

**Fig. 41** Using porous silicon as a separation layer to produce thin film silicon solar cells.245
epitaxial layer deposition, device fabrication and layer separation/transfer.\textsuperscript{245}

Using the kerfless porous silicon process, Kajari-Schröder et al. produced a 30 \textmu m thick and flexible silicon film (Fig. 42). The separation layer used is relatively thin (~200 nm), and consists of nano-pillars with diameters of ~40–100 nm at the narrowest points after annealing. These nano-pillars cover about 3\% of the total substrate area, and can be broken off relatively easily.\textsuperscript{246} Radhakrishnan et al. demonstrated that the defects in the epitaxial layer created by this porous silicon-based layer transfer process can be effectively controlled, leading to high minority carrier lifetimes exceeding 100 \textmu s.\textsuperscript{247,248} Based on this process and a back-contact back-junction cell design,\textsuperscript{249} Solexel, Inc. has reported a 20.62\% efficiency for a 156 mm \times 156 mm full-square ultrathin (~35 \textmu m thick) silicon solar cell; their roadmap indicates a 23.5\% cell and a 22\% module efficiency target, respectively.\textsuperscript{250,251}

Instead of using two layers of porous silicon, Gordon and co-workers fabricated a thin silicon film, by directly annealing a single periodic silicon nano-pore array (Fig. 43a).\textsuperscript{252} Currently this pore array is fabricated via RIE through a lithographically defined mask, though a low cost nano-imprint defined mask in combination with HF anodization could potentially replace this fabrication technique. Upon annealing for 45–60 min in H\textsubscript{2} at 1150 °C, a 3 \textmu m thick pore array (Fig. 43b) is converted to a 1 \textmu m thick film, separated by an extended void from the initial substrate (Fig. 43c).\textsuperscript{252} A proof-of-concept solar cell with 4.1\% power conversion efficiency has been made, based on this 1 \textmu m thick wafer.\textsuperscript{252}

It is also worth mentioning the flexible BSi produced by Mei et al.\textsuperscript{253} They used laser irradiation to micro-structure the surface of a silicon-on-insulator (SOI) wafer. Following the laser treatment, the SiO\textsubscript{2} layer in the SOI wafer is etched away, and the isolated top layer functions as a thin and flexible BSi film, with absorption over 97\% in the visible region. This flexible BSi can be potentially used for photo-detectors, thermal-electric generation, or solar thermal receivers.\textsuperscript{253,254} While used as a solar thermal receiver, this flexible BSi demonstrates good heat transfer and light absorption efficiencies, 13\% higher than that of anodized aluminium.\textsuperscript{254}

While developing thin silicon films is a trend in the solar industry, there remain many technical challenges for the kerfless porous silicon process, such as improving film quality and reducing wafer crack during the lift-off process.
3.4. Gettering

Porous silicon may serve as a gettering agent to remove impurities from bulk silicon during the annealing process, owing to its large surface area and high surface reactivity.255-258 The optimized annealing temperature varies from 900 to 1000 °C depending on the experimental setup and ambient environment.255-257 This porous layering can be etched away after the annealing process. Nouri et al. showed that this gettering process improved mc-Si quality, with an absolute solar cell efficiency gain of ~1.5% in their case.257

The porous silicon can also be used to reduce the impurity level in epitaxial deposited silicon layers (Fig. 42), with a gettering coefficient of ~102 to 103 in decreasing metal contamination.259 Although the presence of this porous layer increases surface area and the associated interfacial recombination rate (~250 times higher than that at the interface of an epitaxial layer and a flat p'-Si substrate), this problem can be mitigated via introducing an epitaxially grown back surface field on top of the porous silicon; this prevents minority carriers in the epitaxial layer from getting close to the highly recombinative porous interface.260 Consequently, it has been shown that the surface recombination rate is reduced from ~2.5 × 10^5 cm s^{-1} to ~1-2 × 10^3 cm s^{-1}, comparable to that on bulk silicon surfaces.260

4 Passivation methods

Surface passivation is essential for high efficiency solar cells.261 For BSi, it is believed that the surface nanostructures provide good passivation as their feature sizes decrease to a few nm.262 This is because the bandgap of the nanostructured silicon is significantly higher than bulk silicon due to quantum confinement effects, and minority carriers generated in the bulk are thus prevented from getting close to the surface owing to a bandgap offset. Indeed, porous silicon produced via stain etching and electrochemical HF etching exhibits ~20% higher lifetime (τ) than unpassivated planar silicon. However, the absolute value of τ passivated by porous silicon amounts to only ~3.5 μs.263 This value is far less than that can be obtained by using dielectric passivation materials (i.e., SiNₓ, SiO₂, and Al₂O₃) or a-Si, when mc lifetimes are achievable. Consequently, it has been shown that the surface recombination rate is reduced from ~2.5 × 10^5 cm s^{-1} to ~1-2 × 10^3 cm s^{-1}, comparable to that on bulk silicon surfaces.260

4.1. SiNₓ

SiNₓ is currently the industrial standard used to passivate the n-type emitter of p-type silicon wafer solar cells. It is deposited onto silicon using ammonia and silane mixtures through plasma-enhanced CVD (PECVD) at ~400 °C.263 The relative weight of silicon and nitrogen can be adjusted by changing the flow rate of ammonia and silane. N₂ may also be added into the gas mixture in order to lower the silicon content, improve the etching rate of SiNₓ (for forming the metal contact), minimize its UV light absorption, and maintain a high minority time.263 In Si-rich SiNₓ, the passivation is mainly governed by chemical passivation, i.e., by reducing the number of surface dangling bonds. As the nitrogen content increases, a high density of fixed positive charge (Qₓ = ~10^{12} cm^{-2}) develops.264,265 This positive interfacial charge is beneficial for passivating n-Si through field effect passivation. Essentially, an accumulation layer is created near the silicon surface due to the positive charge; thereby reducing the minority carrier concentration at the surface.264

Owing to its good chemical passivation and positive interfacial charge, SiNₓ passivation works for n-Si of arbitrary doping concentrations, and lightly doped p-Si; but it is less ideal for heavily doped p-Si.266 Based on SiNₓ passivation, very low surface recombination rate of 6 and 15 cm s^{-1} have been reported for 1.5 Ω × cm n-Si and p-Si, respectively.267-269 However, under low illumination conditions, the passivation effect in lightly p-doped wafers may degrade due to additional bulk recombination in the inversion layer close to the surface.265

Since solar cell emitters are always heavily doped and SiNₓ does not work for p'-Si, its passivation is limited to p-type solar cells (with n⁺ emitters). In addition to its role in passivation, a quarter-wavelength thick SiNₓ film also acts as an AR layer and is commonly used in commercial solar cells. SiNₓ has been employed for passivating n⁺ BSi emitters fabricated via various processes, such as metal-assisted chemical etching, RIE, and PIII etching.227-230 It greatly improved BSi solar cell efficiency from 11.5 to 14.9% in Liu’s experiments.265 However, since SiNₓ is often deposited via PECVD, its surface conformity is relatively poor for high aspect ratio BSi (Fig. 44a).

It has been reported that the passivation effect of SiNₓ improves as its film thickness increases, but saturates when its film thickness exceeds ~20 nm for a planar silicon wafer.271,272 Nevertheless, Liu et al. noticed that in the case of BSi, thicker SiNₓ film afforded better passivation. Unfortunately, a thick SiNₓ film also increases serial resistance for printed metal contacts. Consequently, a trade-off is required and a 77 nm thick SiNₓ offers a higher solar cell efficiency than those of 44 and 100 nm thick in Liu’s experiments.270

4.2. Amorphous silicon (a-Si)
a-Si can be deposited via PECVD at a relatively low temperature between 200 and 250 °C.273 It forms a good interface to c-Si, thus affording strong chemical passivation, and can be used to passivate both p- and n-Si in conjunction with hydrogen annealing.271-273 Silicon surface recombination rates as low as 2 cm s^{-1} have been demonstrated with a-Si passivation.264 While employed in solar cells, minority carrier lifetimes greater than 5
passivation, and is not thermally stable. a-Si strongly absorbs in the visible region of the solar spectrum, and is not thermally stable.263,275–277 Owing to the use of PECVD, the conformality of a-Si on BSi is likely to be problematic. Therefore, to date, no a-Si passivation method has been reported.

4.3. SiO₂

Thermal oxide provides very good chemical passivation, reducing silicon interfacial defects to 10⁹ to 10¹⁰ eV⁻¹ cm⁻².263,265,278 It also contains a small amount of positive fixed charge with a density of 10¹⁹ to 10¹¹ cm⁻², affording a weak field passivation effect.264,265 It can be used to passivate either n- or p-Si of arbitrary doping concentrations with excellent surface conformality. However, the positive interfacial charge implies that the passivation effect on a p⁺ emitter is likely inferior than that on an n⁻-emitter.

Nevertheless, with the “alneal” process, Kerr and co-workers successfully passivated p⁺ wafers using thermal oxide.279 Here, a layer of Al was pre-deposited on an oxidized wafer before annealing. During the subsequent annealing (at 400 °C for 30 min in forming gas), the oxidation of Al with water residue in the oxide layer released atomic hydrogen, which effectively passivates the SiO₂/Si interface. The remaining Al can be etched away after this process. Via this process, very low surface recombination rates of 2 and 12 cm s⁻¹ were reported on 1.5 Ω×cm n-Si and 1 Ω×cm p-Si wafer, respectively.279 The alneal process also allowed Zhao et al. to attain 24% power conversion efficiency in their PERL cell, by increasing minority carrier lifetime from 14 µs in the as-deposited SiO₂ state to 400 µs.280

The primary drawback of thermal oxide passivation concerns its high processing temperature (850–1100 °C). Consequently, only c-Si with low impurities is suitable for this process.281 In mc-Si, such a high processing temperature leads to the diffusion of impurities from grain boundaries to the bulk; thermal oxide is thus not preferred for mc-Si, owing to both performance and cost/throughput considerations.265 Moreover, the dopants in the emitter are drawn into the oxide layer, changing the doping profile and potentially degrading solar cell efficiencies during high temperature thermal oxidation in some cases.234

Various strategies have been developed to circumvent this high temperature problem. For example, SiO₂ can be deposited via low temperature PECVD. This layer affords poorer passivation performance in comparison to SiO₂, but its properties can be improved by capping amorphous SiNₓ (a-SiNₓ) or Al₂O₃ layers.284 Alternatively, one may use low-temperature wet oxidation (at ~800 °C) to replace high-temperature dry oxidation.285 Natcore Technology has also developed a proprietary liquid-phase SiO₂ deposition technique at room temperature in a reactive solution containing H₂SiF₆, SiO₂ powder, and H₂O.286

Owing to its good surface conformality, SiO₂ has been employed to passivate n⁺ emitters in BSi.224,230–232 In the record high 18.2% efficiency BSi solar cell, Oh et al. used thermal oxide to passivate their nanostructured silicon surface (Fig. 34).232 Liu and co-workers attempted to improve the thermal oxidation process for BSi solar cells.224 They compared two different thermal oxidation processes: one used low O₂ pressure but a high processing temperature [1 atmospheric pressure (atm) at 800 °C for 20 min]; the other employed high O₂ pressure and a low processing temperature (30 atm at 450 °C for 20 min). Here, the EQE of the low-temperature processed sample was higher in the short wavelength region (350–700 nm) and comparable in the longer wavelength region compared with the high-temperature processed sample. Consequently, the low-temperature processed sample exhibited a higher power conversion efficiency of 12.22%, versus 11.47% for the high-temperature processed sample.224 Yuan and co-workers employed Natcore’s liquid phase deposition technique to grow a thin layer of SiO₂ (thickness < 10 nm) to passivate BSi.287 This SiO₂ layer demonstrated better surface passivation quality than thermal oxide (thickness = 25–30 nm) according to minority carrier lifetime analysis and led to higher solar cell spectral response at short wavelengths (~350–700 nm). Consequently, a 16.4%-efficient BSi solar cell, passivated by the liquid phase deposited SiO₂ layer, has been fabricated.210

4.4. Al₂O₃

Al₂O₃ is an excellent surface passivation dielectric material, and can be deposited on silicon via several methods, such as ALD,
PECVD and pulsed laser deposition.\textsuperscript{264,281} In relation to BSi, our subsequent discussion will focus on Al\textsubscript{2}O\textsubscript{3} deposited via ALD only, owing to its excellent surface conformality on complex surface morphologies.

During ALD growth of Al\textsubscript{2}O\textsubscript{3}, an aluminium precursor, typically Al(CH\textsubscript{3})\textsubscript{3}, and an oxidative agent, typically H\textsubscript{2}O, are alternatively introduced into the reaction chamber.\textsuperscript{281} The deposition of Al(CH\textsubscript{3})\textsubscript{3} or H\textsubscript{2}O is a self-limiting process; that is, a monolayer of these molecules covers the entire substrate surface, upon which further deposition of the same type of molecules is prevented. Hence, by sequentially depositing an Al(CH\textsubscript{3})\textsubscript{3} or H\textsubscript{2}O monolayer, their reactions lead to the formation of an atomic layer of Al\textsubscript{2}O\textsubscript{3} in each cycle. Consequently, excellent thickness and uniformity control, and great conformality over large area, can be achieved.\textsuperscript{264}

In addition to H\textsubscript{2}O, one additional oxidation source, such as O\textsubscript{3} plasma or O\textsubscript{2} plasma is often added to the chamber. Based on this additional oxidation source, ALD is classified as thermal ALD (either using H\textsubscript{2}O or O\textsubscript{3}) or plasma-assisted ALD (PE-ALD, when O\textsubscript{2} plasma is in use).\textsuperscript{264,281} The deposition rate of PE-ALD is \textasciitilde30\% faster in comparison to that of thermal ALD, owing to more active oxygen radicals and a shorter purging time.\textsuperscript{264,266,281} PE-ALD also offers lower impurity levels, and better quality, especially at low temperatures\textsuperscript{264} and provides good passivation, which is almost independent of temperature, in the range 200–300 °C.\textsuperscript{281} Moreover, Hoex \textit{et al}. found that PE-ALD outperformed thermal ALD upon annealing in N\textsubscript{2} for 30 min at 425 °C, primarily because the former generated a higher fixed negative charged density (Q\textsubscript{f}), \textit{i.e}., 7 \times 10\textsuperscript{12} cm\textsuperscript{−2} for the latter, leading to enhanced field passivation.\textsuperscript{281} An improved annealing strategy for thermal ALD is required to minimize this performance gap.

Post-annealing is critical to improving the passivation effect of Al\textsubscript{2}O\textsubscript{3}. During Hoex’s PE-ALD experiment, the thickness of interfacial SiO\textsubscript{2} sandwiched between amorphous Al\textsubscript{2}O\textsubscript{3} and Si, increased from \textasciitilde1.2 to \textasciitilde1.5 nm upon annealing. This inflated SiO\textsubscript{2} layer was responsible for both reduced interfacial defects with better coordination of Si and O and selective hydrogenation, as well as increased Q\textsubscript{r}.\textsuperscript{265,266,284,285} In Lee’s thermal ALD experiment, a rapid annealing at 550 °C increases the interfacial SiO\textsubscript{2} thickness from \textasciitilde1.5 to \textasciitilde4.0 nm and greatly minimizes the interfacial defects (Fig. 45).\textsuperscript{285} Moreover, Q\textsubscript{f} switches from positive to negative, offering improved field effect passivation to p-Si. Consequently, the minority carrier lifetime increases from \textasciitilde19 to \textasciitilde31 \textmu s in a moderately doped p-Si wafer (1.25 \times 10\textsuperscript{14} cm\textsuperscript{−3}) upon annealing (Fig. 46). It is also interesting to note that the annealing temperature plays an important role in the overall passivation result. In Liu’s case, the results of 450 and 650 °C annealing are less ideal and even afford positive interfacial charges.\textsuperscript{286} The positive Q\textsubscript{r} is most likely a process-dependent result. In contrast, Hoex reported that Q\textsubscript{r} was always negative for an Al\textsubscript{2}O\textsubscript{3} film after annealing, regardless of the deposition method.\textsuperscript{265}

The interfacial defect density between Al\textsubscript{2}O\textsubscript{3} and Si is estimated to be \textasciitilde10\textsuperscript{11} eV\textsuperscript{−1} cm\textsuperscript{−2} \textsuperscript{285} which is higher than that offered by thermal oxide (10\textsuperscript{9} to 10\textsuperscript{10} eV\textsuperscript{−1} cm\textsuperscript{−2}). However, Al\textsubscript{2}O\textsubscript{3} affords a stronger field effect passivation due to a larger Q\textsubscript{r}, up to \textasciitilde10\textsuperscript{13} cm\textsuperscript{−2} \textsuperscript{265,266,281} This value is much higher than that in SiO\textsubscript{2}, which amounts to \textasciitilde10\textsuperscript{10} to 10\textsuperscript{11} cm\textsuperscript{−2}. Since the field effect passivation roughly scales with Q\textsubscript{f}, it is about four orders of magnitude higher in Al\textsubscript{2}O\textsubscript{3} than in thermal oxide; this effect relaxes the requirement on interfacial surface defects in Al\textsubscript{2}O\textsubscript{3}.\textsuperscript{265} Consequently, very low surface recombination velocity of 2 cm s\textsuperscript{−1} and 13 cm s\textsuperscript{−1} has been reported for low resistivity n-Si and p-Si wafers, respectively.\textsuperscript{266} These values are comparable to those offered by state-of-the-art thermal oxide passivation.

Al\textsubscript{2}O\textsubscript{3} offers excellent surface passivation effects. A good level of passivation can be maintained down to \textasciitilde5 and \textasciitilde10 nm of Al\textsubscript{2}O\textsubscript{3} for PE-ALD and thermal ALD, respectively.\textsuperscript{264} Owing to the
negative built-in interfacial charge, Al₂O₃ is effective in passivating p-Si and has been used to passivate the rear surface of a n+/p solar cell. In cases of passivating p'-emitters, Al₂O₃ outperforms forming gas annealed thermal oxide, a-Si, and as-deposited a-SiNₓ. and has been successfully incorporated on the emitter of a p'/n solar cell. Moreover, Black and co-workers have demonstrated that the passivation effects at the Si/Al₂O₃ interface are independent of the boron dopant concentration in the range from 9.2 × 10¹⁵ to 5.2 × 10¹⁹ cm⁻³.

Because of its relatively low interfacial defect density (chemical passivation), Al₂O₃ has also been employed to passivate n'-emitters and offers good performance, although SiO₂/Al₂O₃ stacks without negative charges are likely preferable.

Similar to SiNₓ, Al₂O₃ (with a refractive index of ~1.60–1.65 for 2 eV light) can also serve as an AR layer. With 70 and 100 nm of Al₂O₃ coated on pyramidal structured silicon wafers, the averaged reflectance can be reduced from 14.2% to 4.2 and 2.8%, respectively.

The ALD technique used for Al₂O₃ growth affords excellent thickness control, good step coverage and conformality, low defect density, high uniformity over a large area, good reproducibility, and low deposition temperature. Its properties are not affected by UV-radiation. Since the solar cell industry is predicted to shift to n-type silicon photovoltaics (with p'-emitters) soon, due to their relative insensitivity to various impurities and defects compared to p'-type solar cells, Al₂O₃ is likely to play a more important role in this industry with its particular strengths in passivating p'-emitters and affording favourable optical properties.

The primary drawback of ALD Al₂O₃ is related to its slow growth rate, which renders an Al₂O₃ film thickness of ~0.5–1.5 Å per cycle, at several seconds per cycle. To address this concern, several industrial processes have been developed.

One method relies on batch-ALD, during which multiple wafers are processed simultaneously, and a throughput rate of >3000 samples is processed per cycle, at several seconds per cycle. To address this concern, several industrial processes have been developed.

ALD Al₂O₃ is an attractive BSi passivation option, owing to its excellent conformity on nanostructures (Fig. 47) and has been investigated by several research groups. Otto and co-workers showed that good passivation, comparable to that on planar wafers, was realized on the optimized BSi with an intermediate aspect ratio (Fig. 48).

ALD Al₂O₃ is an attractive BSi passivation option, owing to its excellent conformity on nanostructures (Fig. 47) and has been investigated by several research groups. Otto et al. fabricated three BSi samples, using RIE on low resistivity p-Si wafers, and passivated them with 100 nm ALD Al₂O₃ (Fig. 47). The heights of these nanostructures were 500, 600, and 1700 nm, respectively, affording aspect ratios of 3, 4 and 10. Otto and co-workers showed that good passivation, comparable to that on planar wafers, was realized on the optimized BSi with an intermediate aspect ratio (Fig. 48). A very low surface recombination velocity, less than 13 cm s⁻¹, has been measured, leading to an effective carrier lifetime in the ms range. The relatively poor performance of the other two BSi samples is likely caused by ion-induced surface damages during RIE, which was not thoroughly cleaned.

In another independent study on low-resistivity p-Si wafers, Repo et al. confirmed that the lifetime of BSi was in the ms range and comparable to that of planar wafers with ALD Al₂O₃ passivation. Repo and co-workers also noticed that the lifetime of Al₂O₃ passivated wafers was one order of magnitude longer than that with thermal oxide passivation. In addition to the good passivation properties, both Al₂O₃ and thermal oxide further improved the reflectance of BSi, down to less than 1%; and Al₂O₃ offered a slightly better optical performance than thermal oxide. This difference was attributed to two factors: their refractive indices are different; and the nanostructure morphologies may be changed slightly during thermal oxidation.

Based on ALD Al₂O₃ passivation, Repo et al. fabricated an n-type PERL (passivated emitter with rear locally diffused) cell with BSi on the front p'-emitter side. This solar cell demonstrated a record high efficiency of 18.7%.

ALD Al₂O₃ passivation has also been applied to a p-type BSi solar cell with an n'-emitter by Wang et al. In their case, good chemical passivation improved the carrier lifetime from 1.05 ms to 18.1 μs, leading to a high power conversion efficiency of 18.2%.

4.5. Stacked layers

Every dielectric passivation material has limitations. For example, the positive fixed charge in SiNₓ degrades its passivation effect on a p'-emitter; and the performance of Al₂O₃ is less...
ideal on an n'-emitter. A stacked dielectric layer, however, can be employed to avoid these drawbacks. For instance, a SiO$_2$/Al$_2$O$_3$ stacked layer removes the negative fixed charge associated with Al$_2$O$_3$, and offers an improved passivation performance on n-Si.\textsuperscript{264}

In addition to tuning the fixed interfacial charge density, a stacked layer may also boost chemical passivation, such as in the case of SiO$_2$/SiN$_x$. In this stacked passivation layer, a SiO$_2$ layer greater than 10 nm is required to provide a good interface to silicon; during the deposition of SiN$_x$, further hydrogenation helps to passivate the dangling bonds at the Si/SiO$_2$ interface, leading to an impressive passivation effect, comparable to that offered by the anlene process (Fig. 49).\textsuperscript{263} The SiO$_2$/SiN$_x$ stack also greatly improves the thermal stability of the dielectric layer; this feature is critical for solar cell fabrication, since solar cells have to go through a few high temperature processes. Nevertheless, thermal oxide in this stacked layer is fabricated at high temperature and is not desirable.

To avoid high-temperature thermal oxide growth, Dingemans et al. used PECVD to grow a SiO$_2$/SiN$_x$ stack and passivate a low resistivity p-Si wafer.\textsuperscript{206} They reported a low surface recombination velocity (<11 cm s$^{-1}$). Duttagupta et al. further extended this technique to passivate a p'-emitter. They deposited a stack of 15 nm SiO$_2$ and 70 nm a-SiN$_x$. Upon annealing, the interfacial fixed charge density amounts to $\sim$10$^{11}$ cm$^{-2}$ and the interface defect density is reduced to $\sim$3 x 10$^{10}$ V$^{-1}$ cm$^{-2}$; consequently, a low $J_{sc}$ of $\sim$25 fA cm$^{-2}$ was measured. This study shows that a modest positive fixed charge density of $\sim$10$^{11}$ cm$^{-2}$ can be tolerated for passivating p' emitters in the presence of excellent chemical passivation.\textsuperscript{207} This stacked film also exhibits an AR effect, reducing the weighted reflectance in the range 300–1000 nm to $\sim$2%.

One potential concern for SiO$_2$/SiN$_x$ stacked layers regards UV radiation induced damages. The defects at the Si/SiO$_2$ interface can be created following the injection of energetic electrons from the silicon substrate to SiO$_2$ under UV radiation. Typically, un-concentrated sunlight is not sufficiently energetic to cause such damage. However, with SiN$_x$ coating which introduces a positive charge density of $\sim$2 x 10$^{12}$ cm$^{-2}$, a defect can be created by a much lower energy photon, i.e., 3.95 eV (314 nm); such photons are abundantly available in the solar spectrum.\textsuperscript{208}

Stacked Al$_2$O$_3$/SiN$_x$ layers have also been employed for both passivation and AR effects on p-Si. In particular, Al$_2$O$_3$ may be deposited by PECVD instead of ALD on planar wafers to minimize cost and increase throughput. Duttagupta et al. showed that in the PECVD AlO$_x$/SiN$_x$ stacked layer on a p' emitter, 5 nm AlO$_x$ was enough for the passivation effect; the additional 65 nm SiN$_x$ boosted AR effects and afforded a weighted reflectance of 2.3% in the range 300 to 1000 nm.\textsuperscript{209}

When used in BSi solar cells, one additional concern on the dielectric passivation layer regards its surface conformality. SiO$_2$/SiN$_x$ has thus been adopted by several research groups.\textsuperscript{207,209} SiO$_2$ is preferred for its great surface conformality (Fig. 34). Liu et al. showed that SiN$_x$ could not completely cover the BSI surface, resulting in a solar cell efficiency of only 14.9% (Fig. 44a).\textsuperscript{207} By inserting an additional thermal oxide layer (20 nm) between bulk silicon and SiN$_x$ (60 nm), the surface coverage and associated passivation effect is greatly improved (Fig. 44b). Consequently, the solar cell efficiency rises to 15.8%. Similarly, Zhao and co-workers found that their solar cell passivated by the stacked layer of SiO$_2$/SiN$_x$ offers higher power conversion efficiency (17.1%), in comparison to those passivated either by SiO$_2$ (16.1%) or SiN$_x$ (16.5%) alone.\textsuperscript{208} Interestingly, Zhao et al. also noticed that thermal oxidation reduces emitter doping concentration, which is beneficial for minimizing Auger recombination in an over-heavily doped emitter.\textsuperscript{208} However, high temperature thermal oxidation is undesirable, especially for mc-Si solar cells. Hsu et al. adopted a trade-off strategy by performing a quick thermal anneal followed by PECVD SiN$_x$ growth on an n'-emitter. With a hydrogenated SiO$_2$ (5 nm)/SiN$_x$ (50 nm) stack, the minority carrier lifetime increased substantially from 1.8 to 7.2 $\mu$s for a 100 nm-long nano-rod coated solar cell and a high power conversion efficiency of 16.38% was measured.\textsuperscript{210} Instead of thermal oxide, Wong et al. passivated their nanostructured n'-emitter with 20 nm ALD Al$_2$O$_3$ to achieve good surface conformality, followed by 70 nm PECVD SiN$_x$. A power conversion efficiency of 16.5% was achieved.\textsuperscript{211}

### 5 Future research directions

#### 5.1. Encapsulation effects

When solar cells are deployed in open-air fields or installed on rooftops, they are encapsulated under a glass layer to prevent moisture attack, mechanical damage and electrical shock. Encapsulation plays a critical role in the energy production and field performance of solar cells. Yet, it is largely ignored in BSI research when the performance of its different textures are evaluated. To our best knowledge, the only work taking encapsulation into consideration was that undertaken by Gjessing and Marstein (Fig. 50).\textsuperscript{200}

Gjessing and Marstein compared the weighted reflectance of three different textures on c-Si wafers, fabricated via isotropic
acid etching, KOH etching (pyramidal structures), and electrochemical HF etching (porous silicon with gradient porosity), and calculated the weighted reflectance using the AM1.5 spectrum from 350 to 1200 nm. Note that the first two textures were further coated with a layer of SiN, ARC. Griessing and Marstein’s absolute reflectance readings are likely to be biased, owing to the use of partly polarized illumination and the potential mixing of reflections from both the front and rear sides of the wafers—especially in the long wavelength region. However, they demonstrated one important trend: the reflectance differences among different textures decreased from ~5% to only ~1% upon encapsulation.

Essentially, the main effect of encapsulation is a change of the medium refractive index in the superstrate from n = 1 to n = 1.5. This effect reduces the AR requirement significantly, while having little impact on the requirement for improved light trapping. Good pyramidal and isotextured surfaces (combined with ARC) reach very low reflectance values and are, arguably, not much worse than BSI in air.

This result indicates that the encapsulation effect must be taken into account, when optimizing the surface roughness of BSI and balancing its optical and electrical gains for practical applications. To be more specific, since the optical gain of BSI relative to other textures is reduced upon encapsulation, a lower aspect ratio nanostructured surface might be required to optimize BSI solar cell efficiency.

5.2. Dual-scale structures

It is expected that dual-scale structures, in which nano-scaled structures are coated on micro-scaled textures, will play an increasingly important role in the development of BSI (>100 μm; Fig. 51). Both anti-reflection and light trapping/scattering are critical for increasing the optical path length and enhancing photon absorption in solar cells, especially for thin film silicon PV devices. However, sub-100 nm nanostructured BSI is equivalent to an effective index medium; it is optically flat and does not have significant scattering/trapping effects. In other words, this type of BSI offers excellent AR effects, but normal incident light will penetrate through this wafer without much absorption. Nevertheless, the light scattering/trapping effects can be addressed by combining microstructured texture with nanostructured surface. Second, the surface area in BSI must be controlled for a better electrical performance. However, adopting low aspect ratio nanostructures degrades the optical performance of BSI. In contrast, the dual-scale structure is an effective solution to balance the conflicting demands on the reflectance and surface area of BSI. It affords an equivalent optical performance with a reduced thickness or surface area of the nano-structured layer. Third, the microstructured surface improves the mechanical properties of BSI. Xiu et al. showed that the dual-scale structure remained non-wettable under abrasion, since nanostructures are protected by the relatively strong micro-structures.

To this end, Toor et al. applied dual-scale texturization on a (100) silicon wafer. They first fabricated conventional pyramidal structures on the wafer, followed by producing a thin layer of nanostructured surface using metal-catalyzed chemical etching. Consequently, the weighted reflectance (from 350 to 1000 nm) of 1.8% is realized with a nanostructured layer that is only 100 nm thick, in contrast to ~250 nm on a planar BSI for the same reflectance. This light management strategy minimizes the surface area without compromising the antireflection benefits. The thinner nanostructured layer also improves the blue response of the BSI solar cell, leading to a 17.1% power conversion efficiency. Similar dual-scale surface texture strategies have also been used by several other research groups, where the nanostructured layers are fabricated via different techniques, such as metal-assisted chemical etching, electrochemical HF etching, and modified RIE etching.

The dual-scale structure can be potentially fabricated in a single fabrication step. Vorobyev and Guo produced a parallel micro-grooved silicon surface structure by scanning a fs-laser through a wafer. Fine-micro and nanostructures are imposed.
on top of the ridges and valleys of these groove-structures (Fig. 52). This dual-level structure demonstrates a low reflectance across a broadband. In the visible range (250–1000 nm), the reflectance is ~3–4%; in the mid-IR region, the reflectance increases to ~20% but still amounts to only half of that on an untreated surface. This BSi displays remarkable mechanical strength, unlike other nanostructured surfaces. However, the absorption in the above-bandgap region clearly indicates the presence of laser-induced defects; annealing and/or etching to remove defects is necessary where electrical performance is of great concern.

Interestingly, the “dual-scale design” can also be realized by structuring both the front and back surfaces of a silicon substrate, for anti-reflection and light trapping, respectively. With optimized structures, photocurrent close to the Yablonovitch limit was predicted for thin film silicon solar cells.\(^{188,305}\)

5.3. Thin solar cells

One possible route to reduce the cost of silicon photovoltaics is to develop thin film solar cells (thickness < 30 μm) or even ultra-thin solar cells (thickness < 10 μm), by significantly decreasing the consumption of silicon during solar cell fabrication. Thin solar cells also offer many other advantages, such as light weight, mechanical flexibility, and easy integration with a diverse range of substrate materials.\(^{186,306–308}\) Surface texture of ultra-thin silicon \(\textit{via}\) alkaline or acid wet etching requires the usage of a photolithography-defined mask\(^{309}\) and is not considered to be industrially compatible.\(^{313}\) Hence, the limitation of wet etching in thin film silicon solar cells presents a good opportunity for developing BSi texture.

While BSi poses several challenges, such as in preforming doping, forming good Si/metal contact and increasing surface recombination, novel cell designs can be adopted to mitigate these problems. For example, in a back-contact back-junction (BCBJ) solar cell, the active junction is formed at the rear side and the interdigitated metal contact is built on a flat substrate surface (Fig. 53a). The BCBJ design has been used in thick silicon solar cells;\(^{310–313}\) Jeong et al. have showed that the benefits of this design are even more significant in thin solar cells, avoiding the doping and contact formation problems associated with BSi. Consequently, a power conversion efficiency of 13.7% was realized in an ultrathin solar cell (thickness < 10 μm); cf. 10.9% in a planar solar cell with ARC.\(^{314}\)

In another slightly different design (Fig. 53b), the p–n junction is also formed at the flat rear side, while the front metal contact is still built on BSi. However, a front surface field (FSF) has been created \(\textit{via}\) heavy boron doping, in order to reduce...
surface recombination. A similar design has been adopted by Chan and co-workers in fabricating ~5.7 μm thick micro-BSi solar cells. It should be pointed that a FSF may also be incorporated into a BCBJ cell. In addition to its role of reducing surface recombination, a FSF also improves lateral base conductivity and enhances cell stability against UV radiation in BCBJ solar cells.315–317

For thin solar cells, light trapping becomes critical for photon management, in addition to anti-reflection.316–323 BSi with a feature size less than 100 nm is optically flat and does not scatter light nor increase the optical path length. Hence, additional light trapping structures become essential to enhance the efficiencies of this type of thin solar cell. By incorporating a diffuse backside reflector into a BSi microcell, Chan et al. have showed that the solar cell efficiency improved from 6.9% to 11.4%. Alternatively, one may also consider optimizing the feature size of BSi; optimal modeling has showed that a sub-microstructured surface (with period > ~500 nm) could retain good light trapping effects, while simultaneously maintaining low surface reflection.234

6 Concluding remarks

Various methods have been developed to fabricate micro- or nano-structured BSi surfaces. By carefully varying their process parameters, a wide range of surface morphologies can be created with a high degree of control. For example, the porosity and thickness can be manipulated by simply adjusting current density and etching time during electrochemical etching in HF. Moreover, the wet etching, such as metal-assisted chemical etching, holds a great promise for large scale industrial deployment, owing to its simple experimental setup and fast etching rate. We should also highlight RIE, which can produce silicon nano-needles and result in smooth refractive index transitions from air to bulk silicon. Consequently, very low reflectance, down to less than 1% over a broadband and different polarization, has been realized with BSi.

While BSi offers superior optical performance, its poor electrical characteristics hinder the overall power conversion efficiencies of BSi solar cells. The roughed surface in BSi leads to increased surface recombination, causes high and sometimes non-uniform doping concentrations, and poses significant challenges for forming a good silicon/metal contact. Consequently, improved fabrication processes are required to balance the optical gains and electrical losses of BSi in order to achieve high solar cell efficiencies. A few strategies have thus been identified, including controlling the thickness of the nanostructured layer and using low aspect ratio nanostructures, developing new doping methods and minimizing Auger recombination, applying a thorough surface defect cleaning process and providing excellent surface passivation. The incorporation of BSi in advanced solar cell designs and in thin silicon wafer production has also been surveyed; these techniques may potentially improve solar cell efficiencies or reduce material cost during photovoltaic production. It is worth adding that BSi texturing methods are likely to also play an important role in mc-Si and ultra-thin solar cells—especially where conventional wet etching methods fail as cell thicknesses decrease.

Owing to the importance of surface passivation to BSi, major passivation techniques using SiNₓ, thermal oxide, Al₂O₃, and a-Si have been critically examined. It is found that atomic layer deposited Al₂O₃ offers excellent surface conformity and passivation to the silicon surface, especially on p⁺-emitters. With ALD Al₂O₃ passivation, a record high 18.7% efficient BSi solar cell has been successfully fabricated. As the market share of n-type solar cells (with p⁺-emitters) is expected to rise in the near future, this passivation technique is particularly attractive and may become a new industry standard.

While the efficiencies of BSi solar cells currently remain below those of conventional silicon solar cells, this review offers some promising solutions. In particular, with a better understanding of the carrier loss mechanisms and improvements in cell design and fabrication strategies, the efficiency of BSi solar cells will continue to increase. The future of BSi remains bright.

Acknowledgements

The Solar Energy Research Institute of Singapore is sponsored by the National University of Singapore (NUS) and the National Research Foundation of Singapore through the Singapore Economic Development Board (SEDB). X.L. is grateful to SEDB for a Clean Energy Scholarship. J.M.C. thanks the Fulbright Commission for a UK-US Fulbright Scholar Award, hosted by Argonne National Laboratory where work done was supported by DOE Office of Science, Office of Basic Energy Sciences, under contract no. DE-AC02-06CH11357. P.R.C. is indebted to I. Wender (Terrativa Minerais S.A.) for sponsoring this research.

References


